This paper collects the results of some experiments aimed at investigating the physical mechanisms of defect generation in devices. It is shown that suitable limits for the mechanical stress can be defined to prevent defect generation. In addition, a high temperature stress release annealing can be beneficial for stress reduction and defect prevention. The annealing of implanted layers may result in crystal defect formation even with no contribution from mechanical stress. In this case, the silicon surface plays a relevant role in reducing the point defect concentration and hence the nucleation of extended defects. In the annealing process of high energy implantations, the most damaged region is far from the wafer surface. Under these conditions, impurities in the silicon substrate play a relevant role in determining the resulting defect morphology. The presence of interstitial oxygen forces defects to grow along <110> directions parallel to the silicon surface, thus preventing them to reach the device region.

Polignano, M., Mica, I., Carnevale, G., Mauri, A., Bonera, E., Speranza, S. (2012). Defect Generation in Device Processing and Impact on the Electrical Performances. ECS TRANSACTIONS, 50(5), 303-317 [10.1149/05005.0303ecst].

Defect Generation in Device Processing and Impact on the Electrical Performances

BONERA, EMILIANO;
2012

Abstract

This paper collects the results of some experiments aimed at investigating the physical mechanisms of defect generation in devices. It is shown that suitable limits for the mechanical stress can be defined to prevent defect generation. In addition, a high temperature stress release annealing can be beneficial for stress reduction and defect prevention. The annealing of implanted layers may result in crystal defect formation even with no contribution from mechanical stress. In this case, the silicon surface plays a relevant role in reducing the point defect concentration and hence the nucleation of extended defects. In the annealing process of high energy implantations, the most damaged region is far from the wafer surface. Under these conditions, impurities in the silicon substrate play a relevant role in determining the resulting defect morphology. The presence of interstitial oxygen forces defects to grow along <110> directions parallel to the silicon surface, thus preventing them to reach the device region.
Articolo in rivista - Articolo scientifico
Defects, Raman, CMOS
English
2012
50
5
303
317
none
Polignano, M., Mica, I., Carnevale, G., Mauri, A., Bonera, E., Speranza, S. (2012). Defect Generation in Device Processing and Impact on the Electrical Performances. ECS TRANSACTIONS, 50(5), 303-317 [10.1149/05005.0303ecst].
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10281/42793
Citazioni
  • Scopus 4
  • ???jsp.display-item.citation.isi??? 2
Social impact