The CLARO-CMOS is a prototype ASIC primarily designed for single-photon counting with multi-anode photomultipliers (Ma-PMTs), that found applications also in the read-out of silicon photomultipliers (SiPMs) and microchannel plates (MCPPMTs). The chip allows fast photon counting up to 40 MHz, with a power consumption of less than 1 mW per channel. The prototype is realised in a 0.35 micron CMOS technology. In the LHCb RICH environment, over ten years of operation at the nominal luminosity for the upgrade, the ASIC must withstand a total fluence of about 6×1012 1 MeV neutron equivalent cm -2 and a total ionising dose of 400 krad. We present the results of multi-step irradiation tests with neutrons and with X-rays up to the fluence of 1014 cm-2 and 4 Mrad, respectively, including measurement of single event effects during irradiation and the evaluation of chip performance before and after each irradiation step. © 2013 IEEE.

Fiorini, M., Andreotti, M., Baldini, W., Calabrese, R., Carniti, P., Ramusino, A., et al. (2013). Radiation hardness of the CLARO-CMOS, a prototype ASIC for low power and fast single-photon counting in 0.35 micron CMOS technology. In IEEE Nuclear Science Symposium Conference Record (pp.1-2). Institute of Electrical and Electronics Engineers Inc. [10.1109/NSSMIC.2013.6829722].

Radiation hardness of the CLARO-CMOS, a prototype ASIC for low power and fast single-photon counting in 0.35 micron CMOS technology

CARNITI, PAOLO;GIACHERO, ANDREA;GOTTI, CLAUDIO;MAINO, MATTEO;PESSINA, GIANLUIGI EZIO;
2013

Abstract

The CLARO-CMOS is a prototype ASIC primarily designed for single-photon counting with multi-anode photomultipliers (Ma-PMTs), that found applications also in the read-out of silicon photomultipliers (SiPMs) and microchannel plates (MCPPMTs). The chip allows fast photon counting up to 40 MHz, with a power consumption of less than 1 mW per channel. The prototype is realised in a 0.35 micron CMOS technology. In the LHCb RICH environment, over ten years of operation at the nominal luminosity for the upgrade, the ASIC must withstand a total fluence of about 6×1012 1 MeV neutron equivalent cm -2 and a total ionising dose of 400 krad. We present the results of multi-step irradiation tests with neutrons and with X-rays up to the fluence of 1014 cm-2 and 4 Mrad, respectively, including measurement of single event effects during irradiation and the evaluation of chip performance before and after each irradiation step. © 2013 IEEE.
No
paper
Radiation; Nuclear and High Energy Physics; Radiology, Nuclear Medicine and Imaging
English
IEEE Nuclear Science Symposium and Medical Imaging Conference, NSS/MIC 2013
978-147990534-8
Fiorini, M., Andreotti, M., Baldini, W., Calabrese, R., Carniti, P., Ramusino, A., et al. (2013). Radiation hardness of the CLARO-CMOS, a prototype ASIC for low power and fast single-photon counting in 0.35 micron CMOS technology. In IEEE Nuclear Science Symposium Conference Record (pp.1-2). Institute of Electrical and Electronics Engineers Inc. [10.1109/NSSMIC.2013.6829722].
Fiorini, M; Andreotti, M; Baldini, W; Calabrese, R; Carniti, P; Ramusino, A; Giachero, A; Gotti, C; Luppi, E; Maino, M; Malaguti, R; Pessina, G; Tomassetti, L
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10281/66574
Citazioni
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
Social impact