# Dipartimento di / Department of 

G. Occhialini

Dottorato di Ricerca in / PhD program $\qquad$ Fisica e Astronomia

Ciclo / Cycle
$\qquad$ Fisica Subnucleare e Tecnologie Fisiche $\qquad$

DC-DC Buck Converter For Automotive Applications
$\qquad$ Di Lorenzo Nome / Name $\qquad$ Roberto

Matricola / Registration number .. 827249 $\qquad$

Tutore / Tutor: Andrea Baschirotto $\qquad$

Supervisor: Paolo Del Croce $\qquad$

Coordinatore / Coordinator: $\qquad$ Marta Calvi

La vita è come una bicicletta, devi sempre pedalare per rimanere in equilibrio

- A. Einstein

In collaboration with Infineon Technologies Austria

## AcKnowledgements

IWANT to say thank at my parents and my sister, they helped me and supported 1 me in my studies and in all my choices. Thank Beatrice to be always on my side also when I do something wrong and thank to help me in my bad moments.

A special thank at my supervisors Albino Pidutti I really learnt many things from you, not only concerning the scientific issues, but also you offered me your experience in practical life and you give me the perfect advice to move on in my career. I wanted to take a moment to say how much I appreciate the great insight you have offered me during this time.

Gratitude at all the people, friends and colleagues that helped me in the three years of my PhD period at Infineon.

Thank to all the people and friends that I known over these years and with whom I spent special moments.


#### Abstract

THE ADVENT of the power MOSFET ranks as one of the most significant developments in power electronics in recent years. While the vertical devices which appeared in the late seventies looked set to find an important place in the market, particularly in the area of high-frequency power conversion, the overall dominance of the power bipolar transistor did not seem seriously threatened. However, when the more easily manufacturable vertical DMOS devices appeared in volume in 1978, the scene was set for a revolution. The power MOSFET rapidly achieved a good reputation for being easy to design, but universal acceptance was delayed by its relatively high cost.

The automotive electronics operating from car battery experiences transient voltages such as cold-cranking and load dump which can range from 4.5 V to $>30 \mathrm{~V}$. In addition, the new technologies such as start-stop, increase the frequency of such transients and operational requirements of electronic devices. This requires off-battery power ICs to withstand harsh operating conditions and reliably provide power to the whole vehicle. As an example, the air condition, front/back car lights are supposed to keep their functionality during start-stop induced cranking conditions. This requirement can be efficiently and reliably fulfilled from DC-DC converters.

The automotive industry is rapidly switching from filament lamps to new systems (LED) for front/back lighting as they perform better in terms of energy efficiency than the conventional ones. However, due to the electrical characteristics of these systems present in a car cannot be powered directly from the automotive battery. They require specialzed driving circuits which can respond to the changing needs of the loads as their electrical properties change while maintaining the uniform current. DC-DC converters offer the easiest way to power such the load with a constant current.

As result Buck, Boost, Buck-Boost DC-DC converters for automotive applications are of great interest for the automotive industry. In particular, less addressed so far are monolithic solutions in Smart Power technologies.

Smart Power technologies allow integrating power transistor, control logic and diagnostic on a single chip (SOC - System On Chip). Because high yield requirements they involve only highly mature, well-experienced processing steps. Because of low-cost requirements, a reduced mask sequence is used, leading normally to two interconnecting levels (polysilicon and metal). In this thesis, it has been designed a DC-DC converter for automotive applications. The first chapter of this document is aimed to serve as an introduction to the reader for all the work description along with the report. We need a high voltage technology to design an integrated DC-DC converter. Here, I will use smart power technology, this technology permits to create high side power switch with low resistance.


## Contents

Acknowledgements ..... vii
1 Introduction ..... 1
1.1 Design Targets ..... 4
1.2 Integrated Development 4.0 - iDev40 ..... 5
2 Reference Generator ..... 7
2.1 Bandgap Voltage Reference ..... 8
2.1.1 Start-up Circuit ..... 12
3 Power Supply ..... 15
3.1 Low-Side Power Supply ..... 15
3.2 High-Side Power Supply ..... 17
3.3 UnderVoltage Lockout (UVLO) ..... 18
4 Current Sensing for DC-DC Converter ..... 21
4.1 High-Side SenFET Technique ..... 23
4.2 OpAmp Offset ..... 24
4.2.1 Results ..... 26
4.3 High Side Shunt Resistor Technique ..... 27
4.3.1 Small signal analysis ..... 28
5 Power Stage - Gate Driver ..... 31
5.1 High-Side Gate Driver ..... 32
5.1.1 Bootstrap technique ..... 32
5.2 Level Shifter ..... 33
5.3 Gate Driver ..... 35
5.3.1 Region A: $Q_{G S}$ ..... 36
5.3.2 Region B: $Q_{G D}$ ..... 36
5.3.3 Region C: Remaining total gate charge ..... 37
5.4 Bootstrap Charge ..... 38
5.4.1 Results ..... 39
5.5 High-Side Gate Driver ..... 40
5.6 Gate Driver II ..... 46
5.6.1 Results ..... 48
5.7 DMOS - Power Switch ..... 49
6 Control Logic ..... 53
6.1 Main Principle ..... 53
6.2 Mask System ..... 56
6.3 From comparator to control logic ..... 57
6.4 The Current Mode with Constant Off-Time ..... 58
6.5 Dead Time Generator ..... 59
6.6 Oscillator ..... 60
6.7 Counter ..... 64
6.7.1 Sequential Logic ..... 64
6.7.2 Combinatorial Logic ..... 65
6.8 External input ..... 66
7 PCB Design ..... 69
7.1 PCB Theory Design ..... 70
7.2 PCB Schematic ..... 72
7.3 PCB Layout Openloop ..... 72
7.4 PCB Layout Openloop version II ..... 75
8 Results ..... 77
8.1 Simulation with $30 \mu \mathrm{H}$ ..... 77
8.2 Efficiency ..... 79
8.2.1 Thermal Dissipation ..... 81
9 Final conclusions and future work ..... 85
9.1 Future Work ..... 86
Bibliography ..... 87

## List of Figures

1.1 Block Diagram ..... 4
1.2 Process flow overview ..... 6
2.1 Bandgap circuit plus start-up circuit ..... 8
2.2 CTAT and PTAT ..... 11
2.3 Voltage reference on temperature (fist design) ..... 11
2.4 Voltage reference on temperature (second design) ..... 12
2.5 Voltage reference corner simulations ..... 12
2.6 Start-up circuit principle ..... 13
3.1 Power Supply concept design ..... 16
3.2 Main principle for power supply ..... 16
3.3 Supply High-Side ..... 18
3.4 UnderVoltage Lockout (UVLO) ..... 19
3.5 $V_{\text {high }}$ during the rise time ..... 19
3.6 $V_{\text {supply }}$, $V_{\text {out }}$ of the comparator, Enable ..... 20
4.1 Current sensing SensFET (Kilis) ..... 24
4.2 Folded cascode single ended ..... 25
4.3 Current sensing loop effect ..... 26
4.4 Settling time $t_{\text {set }}=300 \mathrm{~ns}, t_{\text {on }}=2 \mu \mathrm{~s}$, $V_{\text {battery }}=12 \mathrm{~V}$ ..... 27
4.5 Period $T_{s w}=6 \mu \mathrm{~s}, t_{\text {on }}=2 \mu \mathrm{~s}, V_{\text {battery }}=12 \mathrm{~V}$ ..... 27
4.6 Current sensing ..... 28
4.7 Small signal analysis ..... 30
5.1 Illustration of driver application ..... 32
5.2 Gate driver and bootstrap charge ..... 33
5.3 Bootstrap technique main principle ..... 34
5.4 Level Shifter ..... 34
$5.5 V_{G S}, V_{D S}, I_{D}$ during the turn ON and total gate charge ..... 36
5.6 the three phase to turn ON a switch ..... 37
5.7 Bootstrap charge system ..... 38
5.8 Bootstrap voltage during the commutation ..... 39
5.9 Voltage measure of bootstrap level (Driver OFF) ..... 40
5.10 Voltage measure of bootstrap level (Driver ON) ..... 40
5.11 Gate Driver ..... 41
5.12 Gate driver for fast version ..... 42
5.13 Gate drive, $V_{D S}(\mathrm{~B}), V_{\text {bootstrap }}(\mathrm{A})$, Load $=10 \Omega$ ..... 44
5.14 Gate drive, $V_{D S}(\mathrm{~B}), V_{\text {bootstrap }}(\mathrm{A})$, Load $=50 \Omega$ ..... 44
$5.15 V_{D S}$ (blue), $V_{\text {out }}$ (yellow), $\mathrm{I}=0.12 \mathrm{~A}$ ..... 45
5.16 Electrical model for DMOS ..... 46
5.17 resistance gate sweep ..... 47
$5.18 V_{D S}$, corner FS at $-40^{\circ} \mathrm{C}(\mathrm{A}),+27^{\circ} \mathrm{C}(\mathrm{B}),+150^{\circ} \mathrm{C}(\mathrm{C})$, nominal case (D) ..... 47
5.19 DMOS Structure ..... 48
5.20 Corner FAST with 22Ohm ..... 49
5.21 Postlayout Turn ON ..... 49
$5.22 V_{G S}$ for DMOS of $50 \mathrm{~m} \Omega$ ..... 50
$5.23 V_{G S}$ DMOS of $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$ ..... 51
5.24 Power losses $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$ with optimal gate driver ..... 51
5.25 Power losses $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$ with the same gate driver ..... 52
6.1 Algorithm for Constant Off-Time Peak Current Control ..... 54
6.2 Control Logic ..... 55
6.3 Inductor current ..... 55
6.4 Voltage spike on $\mathrm{V}_{s n}$ ..... 56
6.5 Schematic Principle to mask the spike ..... 56
6.6 Enable for current sensing ..... 57
6.7 System to store the peak current ..... 58
6.8 Detection of maximum current @12V ..... 58
6.9 Low side structure for control Logic ..... 59
6.10 Basic circuit for generating a non-overlap region between clock signals ..... 60
6.11 Dead Time Generator schematic ..... 61
6.12 Schematic of the oscillator ..... 61
6.13 Voltage across the capacitor $\left(V_{c}\right)$ in RC circuit ..... 62
$6.14 V_{c}$ voltage on capacitor ..... 63
6.15 clock in standard conditions $f_{s w}=4.5 \mathrm{MHz}$ ..... 63
6.16 Up Counter ..... 64
6.17 Multi-bit asynchronous counters ..... 65
6.18 scheme for combinatorial logic ..... 66
6.19 External current reference ..... 66
6.20 $\mathrm{T}=895 \mathrm{~ns}$ with external resistor $500 \mathrm{k} \Omega$ @ 12 V ..... 67
$6.21 \mathrm{~T}=555$ ns with external resistor $160 \mathrm{k} \Omega$ @ 12 V ..... 67
6.22 $\mathrm{T}=1.33 \mu$ s without external resistor @12V ..... 67
7.1 Dangerous Loop ..... 70
7.2 Loop with high dV/dt ..... 71
7.3 schematic circuit ..... 73
7.4 PCB layout ..... 74
7.5 PCB layout version II ..... 75
8.1 Inductor current, $\Delta I_{L}=100 \mathrm{~mA}, f_{s w}=660 \mathrm{kHz} @ 12 \mathrm{~V}$ ..... 78
8.2 Switching node $f_{s w}=660 \mathrm{kHz} @ 12 \mathrm{~V}$ ..... 78
LIST OF FIGURES ..... vii
8.3 Switching node $f_{s w}=660 \mathrm{kHz} @ 27 \mathrm{~V}$ ..... 78
8.4 Inductor current at $2 \mathrm{MHz} @ 12 \mathrm{~V}$ ..... 79
8.5 The electrical model of thermal resistance for the package ..... 82

## List of Tables

1.1 Design targets ..... 5
5.1 Dimensions for each driver branch ..... 42
6.1 Control Signals for level shifter ..... 59
6.2 Time table ..... 63
8.1 Efficiency with $\mathrm{L}=30 \mu \mathrm{H} @ 12 \mathrm{~V}$ ..... 80
8.2 Efficiency with $\mathrm{L}=5 \mu \mathrm{H} @ 12 \mathrm{~V}$ ..... 81
8.3 Efficiency with $\mathrm{L}=5 \mu \mathrm{H} @ 4.5 \mathrm{~V}$ ..... 81
8.4 Efficiency with $\mathrm{L}=5 \mu \mathrm{H}$ @16V ..... 81
8.5 Thermal Resistance ..... 82

## Chapter 1

## INTRODUCTION

Nowadays almost every automotive electronic product uses components that are designed to operate with voltage source provided by the battery. Batteries do not necessarily have a voltage that matches the supply voltage of the electronic components, to supply these electronic components is necessary to use DC-DC converters or voltage regulators. The aim of this research is to provide innovative solutions that achieve cost reduction while preserving high power efficiency. There are several options for generating a constant supply voltage from a variable DC power supply and the one chosen depends on different system requirements (such as the load current level, the load current and the response of variation of the input voltage). When energy efficiency is the most important parameter, as for many battery applications, the inductive switching regulator is often the best solution. However, the price tag is a significantly increased PCB area mainly due to the off-chip inductor. To save the cost of the external components, it is necessary increase the frequency. However, due to the electrical characteristics of the load, these systems cannot be powered directly from the automobile battery. They require specialized driving circuits which can respond to the changing needs of the load as their electrical properties change while maintaining the constant current (like mechanical valve). The DC-DC converters
offer the easiest way to power such this kind of load with constant current. As result the DC-DC converters for applications are of great interest for the automotive industry. In particular, less addressed so far are monolithic solutions in Smart Power technologies. Smart Power technologies allow integrating power transistor, control and diagnostic logic on a single chip of high yield requirements they involve only highly mature, well-experienced processing steps. Because of low cost requirements a reduced mask sequence is used, leading normally to two interconnecting levels (polysilicon and metal).

In [1] it is explained how to design a DC-DC converter in standard CMOS. There is a lot of literature, [2]-[3] about single phase or multiphase DC-DC converter. The DC-DC can be present in several different applications (e.g. bench power supply), control system in voltage o current and at least, many different current-sensing techniques such as the series sensing resistor, the current integrator and even the sensing transformer have been published and implemented [4],[5],[6], [7], [8], [9]. The main problem with current sensing is the response time to detect the peak.

In the literature we can find several control techniques for the DC-DC converters [10], typically the controls for DC-DC are analog, but it is also possible to implement a digital controls [11], in which FPGA or microcontrollers are used. The key success and many advantages of Switching Mode Power Supply (SMPS) design rests on high frequency operation of energy transfer. Another important attribute of SMPS is the ability to control inrush current of a high-current device ready to get energize when the power supply has first powered on. In the next step we will study how to design a DC-DC converter for automotive applications, minimizing the external components, and obtaining the fast response to detect the peak current. This way it will be suitable to create a standard methodology for the DC-DC converters. This introduction chapter of this document is aimed to serve as an introduction to the reader for all the work described along with the report. The technology for this application permits to create high-side switch with low resistance, and this vertical
transistor is DMOS. The automotive applications to be economical and reliable to avoid cost increases in automobiles. The DC-DC converter is an electronic device that converts a source of direct current (DC) from one DC voltage to another DC voltage.

Starting from the schematic block of general main concepts, the feasibility of the solution will be firstly analyzed making use of a simulation approach. The converter will use an asynchronous buck topology. The driver concept and the DC-DC stage will be put together with the MOSFET's detailed model to determine whether the switch family could be used in the conditions given by the application of interest. The physical implementation of the solution will consist in finding a suitable floating gate driver that could deliver the required amount of current to the switch. In the second step we will implement the other blocks, like: control logic, voltage reference etc. The third step further will be taken in order to optimize the prototype setup. The DC-DC converter will be soldered on a PCB to minimize undesired parasitic inductances and improve the measurements.

The integrated DC-DC converter is composed of several blocks, in Fig. 1.1 shows the main blocks, and below are listed:

- Reference generator (internal reference)
- Analog and digital supply (power supply)
- Protections
- Current sensing
- Power stage (Driver and DMOS)
- Control logic

The thesis is organized as follows. In chapter 2 we will see the Reference generator, this consist of a circuit that provides a stable voltage in temperature (bandgap). Going up one level (chapter 3) we find the block that takes care of generating the


Fig. 1.1: Block Diagram
power line of the whole circuit, for the digital circuit (control logic block) and for the analog circuit (e.g. UVLO). The block that deals with the protections, groups different protection fields. We refer to this block when we mention ESD (Electrostatic Discharge) protections, or over current protections. In chapter 4 we will speak about the current sensing, this is the core of the chip, here the current is read in the high-side branch to avoid external components. The power stage (chapter 5) is the interface between the control logic and the DMOS. In chapter 6 we will see the control logic, where here is implemented the digital part to control the DC-DC converter. In chapter 7, we will analyze the critical loop, to design the PCB for the testing. In chapter 8, we will discuss about the results a in the last chapter 9 there will be the conclusion.

### 1.1 Design Targets

The project has been carried out in cooperation with Infineon Technologies. The goal is to minimize inductance by increasing the switching frequency as much as possible, Tab. 1.1 summarizes the project design targets established to meet actual industrial applications requirements.

| Input Voltage [V] | $4.5 \rightarrow 20$ |
| :---: | :---: |
| Output Voltages [V] | 3.5 |
| Output Current [A] | 1.7 |
| Switching Frequency [kHz] | $>400$ |
| Inductor $[\mu \mathrm{H}]$ | $<40$ |
| Technology $[\mathrm{mm}]$ | CMOS 350 |
| Substrate Type | N |

Table 1.1: Design targets

### 1.2 Integrated Development 4.0 - iDev40

Following the steps of this thesis, a methodology will be developed to design a high performance DC-DC converter. In Fig. 1.2 shows the process flow of the methodology for this Use Case (UC). The data structures for each process step have been defined. For each step we can find a dataset for the input format and for the output format. In this dataset has been defined as the specifications for the DC-DC converter. The process started from input dataset for the specifications, this allows to find the topology of DC-DC converter. The second step was focused on the implementation of the solution via Simulink/dSpace. Subsequently, the schematic implementation was carried out, in which the circuit was implemented at transistor level. Defined the dataset of these steps, it has been implemented the layout and then the first prototype has been sent to fabrication.

It will implement the methodology to test the prototype, also in this case will be defined as the process steps with a specific dataset to define the input or output for each step. The test methodology will focus on the realization of the PCB. The process involved the choice of components, the minimization of the number of layers of the board, and the definition of the positioning of the test-points to measure the signals of the DC-DC prototype.


Fig. 1.2: Process flow overview

## Chapter <br> 2

## Reference Generator

Bandgap reference (BGR) is an essential circuit in many analog and mixed-signal system-on-chip (SoC). A voltage reference circuit must be, inherently, well-defined and insensitive to temperature, power supply, and load variations. Within this block, there is a circuit to create a voltage and current reference for the whole chip. The BGR has been used to generate a voltage reference compensated on temperature. The integrated circuit IC will be used in the different conditions, the IC has to work independently from the environment temperature. The standard temperature range for the automotive environment is between $-40^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$. The state of art about the bandgap voltage reference is wide [12], but for our case it has been necessary delete some configurations, for example Brokaw bandgap reference, because in this technology there are not bipolar transistor (BJT). The bandgap designed has a maximum voltage variation of 7.7 mV over a temperature range of $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. Two different signal are obtainded at the output of the BGR, one voltage compensated on temperature and a constant current on temperature. The constant current reference has been used only for generate a voltage useful to compare the maximum current in the load.

### 2.1 Bandgap Voltage Reference

The scheme of bandgap voltage reference is shown in Fig. 2.1. In the circuit, two currents which are proportional to $V_{b e}$ and $\Delta V_{b e}$ are generated. The size of the transistors $M_{1}-M_{3}$ are identical, therefore the current through them are:

$$
\begin{equation*}
I_{1}=I_{2}=I_{3} \tag{2.1}
\end{equation*}
$$

where $I_{1}$ and $I_{2}$ are further divided into two branches containing resistors and diodes, as shown in Fig. 2.1. These currents can be split in such a way that is possible to identified the PTAT and CTAT.

$$
\begin{equation*}
I_{11}=I_{22} \quad I_{12}=I_{21} \tag{2.2}
\end{equation*}
$$



Fig. 2.1: Bandgap circuit plus start-up circuit

The voltage at node A and node B are equal because the value of the resistor
$R_{2}$ is the same on both branches.

$$
\begin{gather*}
I_{11} R_{2}=I_{22} R_{2}  \tag{2.3}\\
\Longrightarrow V_{A}=V_{B} \tag{2.4}
\end{gather*}
$$

The current flowing through the $R_{2}$ is a function of $V_{b e}$, where $V_{b e}$ depends on the diode,

$$
\begin{equation*}
I_{11}=\frac{V_{b e}}{R_{2}} \tag{2.5}
\end{equation*}
$$

In the right branch the current $\left(I_{22}\right)$ that flows on $R_{2}$ is:

$$
\begin{equation*}
I_{22}=\frac{V_{b e}}{R_{2}} \tag{2.6}
\end{equation*}
$$

and the current $I_{21}$ can be calculated as

$$
\begin{align*}
I_{21} R_{1} & =V_{B}-V_{b e\left(D_{1}\right)}=\Delta V_{b e}  \tag{2.7}\\
& =V_{b e\left(D_{2}\right)}-V_{b e\left(D_{1}\right)}  \tag{2.8}\\
& \Longrightarrow I_{21}=\frac{\Delta V_{b e}}{R_{1}} \tag{2.9}
\end{align*}
$$

So, the output reference voltage of the proposed BGR can be obtained as,

$$
\begin{align*}
V_{b g}=R I_{3} & =R I_{3}  \tag{2.10}\\
& =R\left(I_{21}+I_{22}\right)  \tag{2.11}\\
& =R\left(\frac{\Delta V_{b e}}{R_{1}}+\frac{V_{b e}}{R_{2}}\right) \tag{2.12}
\end{align*}
$$

Where the $\Delta V_{b e}$ has the PTAT (Proportional to Absolute Temperature) voltage reference while the $V_{b e}$ has a negative Temperature Coefficient (TC). To generate $\Delta V_{b e}$ is necessary a different area between the diode $D_{1}$ and $D_{2}$. Parasitic diodes have been used in the circuit, on left branch there is only one diode $\left(D_{2}\right)$, instead
on the right branch there are N diodes $\left(D_{1}\right)$, for this design eight diodes have been used $\left(D_{1}: D_{2}=1: 8\right)$. The voltage $V_{b e}(T)$ is a high order function of temperature T .

$$
\begin{equation*}
V_{t}=\frac{k T}{q} \tag{2.13}
\end{equation*}
$$

where $V_{t}$ is the thermal voltage at 300 Kelvin, it is worth between 25 mV and 26 mV , k is Boltzmann's constant $\left(1.38 * 10^{-23} \mathrm{~J} / \mathrm{K}\right)$, q is magnitude of electron charge $\left(1.6 * 10^{-19} \mathrm{C}\right)$.

$$
\begin{equation*}
\Delta V_{b e}=V_{t} \ln \left(\frac{I_{12}}{I_{S} A_{D 2}}\right)-V_{t} \ln \left(\frac{I_{12}}{I_{S} A_{D 1}}\right) \tag{2.14}
\end{equation*}
$$

where the area of $D_{1}\left(A_{D 1}\right)$ is $n$ time grater than the diode $D_{2} A_{D 2}, A_{D 1}=n A_{D 2}$. Substituting the $n A_{D 1}$ into Equ. 2.14,

$$
\begin{equation*}
\Delta V_{b e}=V_{t} \ln \left(\frac{I_{12}}{I_{S} A_{D 1}}\right)-V_{t} \ln \left(\frac{I_{12}}{I_{S} n A_{D 1}}\right) \tag{2.15}
\end{equation*}
$$

The final equation is given by

$$
\begin{equation*}
\Delta V_{b e}=V_{t} \ln (n) \tag{2.16}
\end{equation*}
$$

The current $I_{22}$ and $I_{21}$ are called CTAT (Complementary To Absolute Temperature) and PTAT (Proportional To Absolute Temperature). In Fig. 2.2 shows the voltages trends about PTAT and CTAT and with the $V_{b g}$ has been represented the sum of the trends. Imaging a linear law of the PTAT and CTAT, the result will be linear, in reality the two coefficients are not linear but vary in a logarithmic way. The PTAT voltage $V_{t}$ and the CTAT voltage $V_{b e}$ are commonly used as the thermal elements to generate a temperature insensitive reference voltage. A zero Temperature Coefficient (TC) reference voltage can be obtained by compensating the CTAT voltage $V_{b e}$ with a weighted PTAT voltage $V_{t}$.


Fig. 2.2: CTAT and PTAT

The real trends about $V_{b g}$ are shown in Fig. 2.3, the graph has been plotted from $-40^{\circ} \mathrm{C}$ and $150^{\circ} \mathrm{C}$, this is the operating constraints in the automotive sector. The maximum variation on temperature is 7.7 mV . For this simulation result has been used an OpAmp to kept the same voltage on node A and B. The OpAmp substitutes the low-side mirror.


Fig. 2.3: Voltage reference on temperature (fist design)

The second design shows in Fig. 2.4 the OpAmp has been removed. This allowed
to reduce the number of mismatches. The maximum curvature in temperature is 4 mV .


Fig. 2.4: Voltage reference on temperature (second design)

Fig. 2.5 shows the corner simulations for the bandgap, the blue is the nominal case, and the other two lines, represent the worst case. The slow corner is the yellow line and distance 10 mV from the nominal case, the light blue is fast corner and distance 13 mV from the nominal case.


Fig. 2.5: Voltage reference corner simulations

### 2.1.1 Start-up Circuit

Fig. 2.6 shows with a dotted line the start-up circuit of proposed bandgap voltage reference. At first the BGR circuit is not operated, the node B is almost ground level. The gate of $M_{1}$ is fixed at $V_{D D}$ voltage, which means the BGR is off. The BGR has two points of stability, the fist zero, and the second is the operating point.

To avoid the first stable point is necessary a start-up circuit. For this design the start-up is made by the OpAmp with an unbalance pin to create an offset. The offset is modelled with a voltage source on the positive input pin. When the node B is zero and $M_{2}$ gate is $V_{D D}$, the bandgap is off. The OpAmp see the offset at the input pin and turn on the NMOS $M_{4}$. The value of the offset is 25 mV , this means the $M_{4}$ will be turn off when the $\Delta V_{b e}$ will be over 26 mV .


Fig. 2.6: Start-up circuit principle

## Chapter <br> 3

## Power Supply

The power supply fulfills the voltage requirement to start-up the electronics, comprises of analog and digital circuits, fundamental processing block, memories and the communication node. Generally, off-the-shelf switching or linear regulators are used to convert battery voltage, which is stepped-down to the required level of operation needed for digital, analog, or discrete components.

### 3.1 Low-Side Power Supply

The internal power supply supplies all low-side blocks. This block is activated by an external enable signal and his principal meaning is to derive a 3 V from the main supply pin $\left(V_{\text {battery }}=12.0 \mathrm{~V}\right)$. The circuit concept design is shown in Fig. 3.1. All circuits are, to a greater or lesser extent, sensitive to supply voltage variations. In extreme cases, these may cause catastrophic malfunction of the circuit for this reason the voltage supply has been splitted in two different parts. The first part serves to feed the analog circuits and the second part serves to supply a digital circuit. The supply was divided because the impulsive absorption of the digital part does not interfere with the power supply of the analog circuit.


Fig. 3.1: Power Supply concept design

When the button is turned on, a voltage drop ia generated on the diodes, this allows starting the bandgap circuit. The minimal voltage supply to work the voltage reference is 2.3 V . This first branch is switched on until the $V_{\text {supply }}$ is less than 2.3 V . The reference value $V_{b g}$ at the output of the bandgap is 1 V . To regulate the voltage supply around 3 V , it has been created a voltage loop with the OpAmp. The choice of resistors is based on $V_{b g}$, when the voltage drop on the $R_{1}$ is 1 V , the voltage supply must be 3 V .


Fig. 3.2: Main principle for power supply

To check the control loop it is assumed that $V_{\text {supply }}$ increases, the input voltage at the negative pin of the OpAmp is fixed because $V_{b g}$ is independent of the voltage supply. The voltage at the positive pin of the OpAmp increase and as a consequence
the output voltage of the OpAmp increases. Hence the $V_{d s}$ on the NMOS medium voltage go down and it reduces the $V_{g s}$ on the high voltage NMOS accordingly the voltage supply go down until the voltage at the input of the OpAmp is the same. The resistor $R_{1}$ and $R_{2}$ has been divided in three equal resistance to improve a good matching, in the schematic the $R_{1}$ is $30 \mathrm{k} \Omega, R_{2}$ is $60 \mathrm{k} \Omega$, instead in the layout has been choose three resistor of $30 \mathrm{k} \Omega$.

### 3.2 High-Side Power Supply

In most automotive applications like smart high side switches (commercial example PROFET), the system is referred at the voltage battery. The control logic, voltage reference and the other blocks are referred at high-side voltage. The advantage for these systems lies in not having to move the signals from the low-side part to the high-side part. In DC-DC converter every block is referred to ground and some signals are shifted into high side domain. In Fig. 3.3 shows a simple principle on how the virtual ground is generated, this virtual ground is also called "ground ul". This structure is open loop, if the load changes, the current also changes and the $\Delta V$ on the ideal current generator changes. When the load increases (i.e., requires more current), the source voltage on the right HV-PMOS will go up to the $V_{\text {battery }}$, vice versa if the load between the $V_{\text {battery }}$ and virtual ground decrease, the source voltage will drop by 100 mV and more. To avoid the voltage going out of specification, the circuit is sized taking into account the average load. Another important consideration can be made considering temperature variations, in fact the voltage drop on the resistance is temperature dependent. As seen in chapter 2, we explained how to create a constant voltage in temperature, hence here we will use the current provided from bandgap to create a stable voltage in temperature for the high-side supply.


Fig. 3.3: Supply High-Side

### 3.3 UnderVoltage Lockout (UVLO)

The critical point for all integrated circuits is represented at start-up because during this phase it is not possible to control the blocks. As a consequence, every block must be kept off until the minimum value of supply $(2.8 \mathrm{~V})$ is reached. This function is performed by the UnderVoltage Lockout (UVLO). As shown in Fig. 3.4, the UVLO presented three resistors, with $R_{1}$ and $R_{2}$ has been generated two thresholds. One of this threshold is called $V_{\text {high }}$ and the other $V_{\text {low }}$. With the first threshold $V_{\text {high }}$ it is necessary that the enable remains off until the supply voltage does not exceed this value. If the supply voltage falls below this $V_{\text {low }}$, it is necessary to switch off the circuit to prevent damage. To calculate the $R_{1}, R_{2}$ and $R_{3}$ the following hypothesis was used, during the rise time, the $R_{1}$ is short-circuited (Fig. 3.5) and the voltage divider is composed by $R_{2}$ and $R_{3}$.

The $V_{b g}$ is equal at 1 V when the supply is 2.8 V , the output voltage of the comparator will be high. The resistor $R_{3}$ is chosen arbitrarily, in this case, $180 \mathrm{k} \Omega$. Suppose that equivalent resistor is the sum of $R_{1}+R_{2}$.

$$
\begin{equation*}
V_{r e f}=V_{h i g h} \frac{R_{2}}{R_{2}+R_{3}} \tag{3.1}
\end{equation*}
$$



Fig. 3.4: UnderVoltage Lockout (UVLO)


Fig. 3.5: $V_{\text {high }}$ during the rise time

Rearranging the Equ. 3.1

$$
\begin{equation*}
R_{2}=\frac{V_{r e f} R_{3}}{V_{\text {high }}-V_{r e f}}=100 k \Omega \tag{3.2}
\end{equation*}
$$

To calculate the other resistor this equation has been used

$$
\begin{equation*}
R_{1}+R_{2}=\frac{V_{\text {ref }} R_{3}}{V_{\text {low }}-V_{\text {ref }}}=138 k \Omega \tag{3.3}
\end{equation*}
$$

As a consequence

$$
\begin{equation*}
R_{1}=138 k-R_{2}=38 k \Omega \tag{3.4}
\end{equation*}
$$

The results are shown in Fig. 3.6. With the first line (red) the supply voltage is simulated during the switching ON and OFF phase of the device. The second line


Fig. 3.6: $V_{\text {supply }}, V_{\text {out }}$ of the comparator, Enable
(blue) is the output voltage at the output of the comparator and the last line (green) is the enable.

## Chapter <br> 4

## Current Sensing for DC-DC

## CONVERTER

The current-sensing circuit is one of the important and necessary building block used for the control and protection of DC-DC buck converter. Especially, for current mode control schemes, the inductor current which provides the information of supply and output voltage should be sensed accurately when the high side power switch is ON. This chapter introduces the basic techniques used for current sensing. It serves also as a definition of common terms. Each technique has advantages and disadvantages and these are described. Conventional current-sensing methods insert a resistor in the path of the current to be sensed. This method causes significant power losses, especially when the current to be sensed is high. There are six type of techniques to read the current in a DC-DC converter [13]. One of these technique is series-sense resistor, the shunt resistor is positioned between the ground and the load, or between inductor and the load. Another solution is represented with $R_{D S}$ sensing, this permitted to read a voltage drop on the power switch to sensing the current. The main drawback of this technique is low accuracy. The $R_{D S}$ of the MOSFET is inherently nonlinear. Additionally, The $R_{D S}$ (for on-chip or discrete

MOSFET) has significant process variation because of $\mu C_{o x}$ and $V_{T}$ The selection of a current sensing method depends on requirements such as magnitude, accuracy, bandwidth, robustness, cost, isolation or size.

The main advantages and disadvantages of the low side and high side current sensing methodologies are listed below.

## - Low side current sensing

- Advantages
* Low input common mode voltage.
* Ground referenced output voltage.
* Easy single-supply design.
- Disadvantages
* Load lifted from direct ground connection.
* Load activated by accidental short at ground end load switch.
* High load current caused by short is not detected.
- High side current sensing
- Advantages
* Load is grounded.
* Load not activated by accidental short at power connection.
* High load current caused by short is detected.
- Disadvantages
* High input common mode voltages (often very high).
* Output needs to be level shifted down to system operating voltage levels.


### 4.1 High-Side SenFET Technique

In this solution the current sensing has been integrated and the external shunt resistor is not needed. The first consideration is that we reduce the number and cost of the external components. As a consequence, it has been reduced the size of the printed circuit board and the power losses. The concept is based on "active current mirror". The working principle is based on the reading current during $t_{o n}$, therefore when the both transistor $M_{P W R}$ and $M_{S N S}$ are ON, the system measures the current. When the desired peak value is reached, the switches are turned OFF and it is kept OFF for a fixed time.

In Fig. 4.1 shows the schematic principles, in the right branch there is the power $\operatorname{MOSFET}\left(M_{P W R}\right)$ and in the other branch, there is the sensing MOSFET ( $M_{S N S}$ ). The voltage drop on the power switch is 450 mV when the current value of 3 A is reached because the $R_{D S(o n)}$ of the power switch is around 150 mOhms . The OpAmp is directly connected to the substrate and with a circuit shown in Fig. 3.3, the floating ground $\left(g n d_{u l}\right)$ has been created. The on-chip current sensing technique, shown in Fig. 4.1, uses $M_{S N S}$ to monitor power MOSFET ( $M_{P W R}$ ) current ( $I_{P W R}$ ), which is N times of $M_{S N S}$. When $M_{S N S}$ and $M_{P W R}$ are turned on $(\mathrm{CK}=1), V_{A}$ is copied to $V_{B}$ by OP amplifier. At on-state $(\mathrm{CK}=1), I_{S N S}$ would vary with $I_{S N S}$. Therefore, $I_{S N S}$ is one over N of $I_{S N S}$ and passes on $R_{\text {sense }}$ to provide sensing voltage $V_{\text {sense }}$ for the current loop use. At off-state $(\mathrm{CK}=0)$, the OpAmp is disconnected with two transistor to protect the input from low voltage that assume $V_{A}$ during off-state because the OpAmp is supplied at N-substrate therefore it has been created a virtual ground $\left(g n d_{u l}\right), 3 \mathrm{~V}$ minus the battery voltage $\left(g n d_{u l}=V_{\text {battery }}-3 \mathrm{~V}\right)$. In this architecture, there are no external components to use, but, however, it needs an OP amplifier to act as a voltage mirror. Its finite gain and bandwidth would limit the accuracy of the sensing circuit.

The sensing voltage is generated across the resistor, thus the R value of should
be carefully chosen. In low-voltage applications, if is too large, the PMOS at the output of the OpAmp ( $M_{M R}$ ) may enter into the linear region. The loop gain of the sensing circuit will be reduced dramatically and $V_{A}=V_{B}$ cannot be enforced. Thus, is chosen at the minimum supply voltage and the maximum load current (hence maximum sensing current) such that MR always operates in saturation region.


Fig. 4.1: Current sensing SensFET (Kilis)

### 4.2 OpAmp Offset

The input offset voltage is defined as the potential difference between the $V_{A}$ and $V_{B}$ inputs necessary in order that the output is zero. There are three factors contributors to the dc offset voltage, the mismatch for resistances, mismatch in W/L for the transistor and mismatch in threshold voltage. In Fig. 4.2 shown the transistor level scheme. The contributors for the voltage offset are:

- input stage $T_{1}$ and $T_{2}$
- couple $T_{3}$ and $T_{4}$
- couple $T_{5}$ and $T_{6}$


Fig. 4.2: Folded cascode single ended
$V_{\text {offset }}$ of $T_{3}$ and $T_{4}$ is calculated with superposing principle,

$$
\begin{equation*}
V_{o f f(I N 3,4)}=\frac{V_{o f f 3,4}}{R * g_{m 1,2}}+\frac{V_{o f f 2,4} * g_{m 3,4}}{g_{m 1,2}} \tag{4.1}
\end{equation*}
$$

The third pair that generates a mismatch and then a voltage offset is a couple of PMOS 5,6. The first step was reported the offset voltage at the same point of $V_{o f f(I N 3,4)}$, so, the offset voltage ad couple $T_{3}$ and $T_{4}$ is:

$$
\begin{equation*}
V_{o f f(I N 5,6)} \quad \text { at stage } \quad T_{3,4}=\frac{V_{o f f 5,6} * g_{m 3,4}}{g_{m 3,4}} \tag{4.2}
\end{equation*}
$$

Now, it is possible to substitute the Equ. 4.2 inside the Equ. 4.1, to obtain the expression below.

$$
\begin{equation*}
V_{o f f(I N 5,6)}=\frac{V_{o f f 3,4} * g_{m 5,6}}{g_{m 3,4} * R * g_{m 1,2}}+\frac{V_{o f f 5,6} * g_{m 5,6} * g_{m 3,4}}{g_{m 1,2} g_{m 5,6}} \tag{4.3}
\end{equation*}
$$

The equation Equ. 4.3 can be rewritten in this form:

$$
\begin{equation*}
V_{o f f(I N 5,6)}=\frac{V_{o f f 5,6} * g_{m 5,6}}{g_{m 1,2}} * \frac{1+g_{m 3,4} * R}{g_{m 3,4} * R} \tag{4.4}
\end{equation*}
$$

The OpAmp is connected directly at voltage battery and the virtual ground is 3 V below. The system has a loop and the bandwidth of this loop is limited from power transistors, as a consequence, the value of the current has huge deviations compared the real value at the initial ton and after half $t_{o n}$, the deviation about the value of
the current depends only by offset. In Fig. 4.3 shows the effect of the bandwidth and offset. The yellow line represents the ideal inductor current, if the loop had infinite bandwidth, the black line would represent the effect of the voltage offset caused by the OpAmp. To see the effect of the offset voltage is necessary to position oneself at the end of the transient.


Fig. 4.3: Current sensing loop effect

### 4.2.1 Results

The system bandwidth is limited by the parasitic capacitances of the power switch, therefore this solution cannot be used for switching systems in high frequency (over 400 kHz ). The settling time is around 300 ns , for frequency under the 400 kHz , the settling time is negligible, but increasing this value the settling time is comparable with $t_{o n}$. Fig. 4.4 shows the simulation results of the settling time with 12 V input voltage. In this figure the settling time is negligible compared to the period $T_{s w}=$ $6 \mu s$. The set time is independent of the switching frequency, this data will limit the maximum switching frequency. Imagine that you have a switching frequency of 1 MHz (1us) with a duty cycle (D) of $33 \%$ and 12 V of input voltage, it will result that $t_{o n}$ will be equal at 330 ns . Comparing the settling time and the $t_{o n}$ for 1 MHz , the current sensing is blind for the $91 \%$ of the $t_{o n}$.


Fig. 4.4: Settling time $t_{\text {set }}=300 \mathrm{~ns}, t_{\text {on }}=2 \mu \mathrm{~s}, V_{\text {battery }}=12 \mathrm{~V}$


Fig. 4.5: Period $T_{s w}=6 \mu \mathrm{~s}, t_{o n}=2 \mu \mathrm{~s}, V_{\text {battery }}=12 \mathrm{~V}$

### 4.3 High Side Shunt Resistor Technique

The previous system has been discarded due to obvious bandwidth problems. In order to increase the switching frequency of the DC-DC converter, the previously system has been replaced with the structure presented here. Compared the structure in Fig. 4.1 and in Fig. 4.6, we can see some advantages, in this case the comparator does not need the protections at the input pins because in supply from bootstrap capacitor. there are not input capacitor compared to the previously OpAmp. The disadvantage, is that it is not possible to know at all times the value of current flowing in the load during the ON phase. A detailed analysis of the comparator shows a low PSRR (Power Supply Rejection Ratio) compared with the voltage comparator two stage because the input impedance is less the resistance that can be found on the
gate.


Fig. 4.6: Current sensing

The Power MOS is split in two parts: a big one, $M_{P W R}$, which delivers the major part of the channel current, and a small part, $M_{S N S}$, used to create a voltage, through a sensing resistor $R_{S N S}$. When the clock (CK) is low, there is the $30 \mu \mathrm{~A}$ flowing on $R_{R E F}(500 \Omega)$ to generate a 15 mV of reference, instead on the $R_{S N S}$ there is a voltage drop of $300 \mu \mathrm{~V}$. The current $I_{R E F}$ flows in equal value on transistor $M N_{2}$ and $M N_{3}$. The voltage $V_{g}$ is a fixed voltage, when the power switch in turned on, the voltage drop on $V_{S N S}$ increase in according with the mirror factor between $M_{P W R}$ and $M_{S N S}$ (1:1000). In practice, when the current $I_{S N S}$ increase and $V_{S N S}$ has reached the $V_{\text {REF }}$ value, there is the same current in every branch, but when the $V_{S N S}$ is bigger than $V_{R E F}$, the channel of $M N_{2}$ is closing and the $M N_{3}$ receive an extra current to commutate the output of the comparator.

### 4.3.1 Small signal analysis

The small signal model is presented in the next rows. It is interesting to analyzed the behaviour what's happen when the $V_{S N S}$ is below of $V_{R E F}$, equal to $V_{R E F}$ or $V_{S N S}$ is greater than $V_{R E F}$. Let us consider the circuit shown in Fig. 4.7 which shows the representations of the small voltage with ad ideal voltage source on the branch. Let's assume this hypothesis, $I_{R E F} \gg I_{S N S}$, and we define the $\Delta V=V_{G S 2}-V_{G S 1}$.

We have three different possibilities:

- $\Delta V<0$
- $\Delta V=0$
- $\Delta V>0$

If $\Delta V<0$ or $\Delta V=0$ the output of the comparator $\left(V_{\text {out }}\right)$ is equal to zero. For $\Delta V<0$, the sensing transistor $M_{S N S}$ is off, hence the voltage drop on the $R_{S N S}$ is negligible because, the sensing resistor is $10 \Omega$ and for $30 \mu \mathrm{~A}$ we have $300 \mu \mathrm{~V}$. if $\Delta V>0$ the transistor $M N_{2}$ will tend to turn off by virtue of the fact that voltage $V_{g}$ is fixed because it is define from the voltage drop on the $R_{R E F}+V_{G S 1}$. The small part of the current $I_{\text {REF }}$ cannot pass through the transistor, therefore it will flow into the branch with the transistor $M N_{3}$. To calculate the current that flows into $M N_{3}$, we need to referred the $\Delta V$ signal to the mirror input. The $\Delta V$ referred at $V_{g}$ is:

$$
\begin{equation*}
\Delta V_{V_{g}}=\Delta V \frac{1+G_{m} R_{S N S}}{G_{m} R_{S N S}} \tag{4.5}
\end{equation*}
$$

with the approximation of $G_{m} \gg 1$, we can say that the voltage still holds $\Delta V$. Now is possible to calculate the overflow current $\Delta I$ into $M N_{3}$. The equation is given by:

$$
\begin{equation*}
\Delta I=G_{m, M N_{2}} \Delta V_{V_{g}} \tag{4.6}
\end{equation*}
$$



Fig. 4.7: Small signal analysis

## Chapter 5

## Power Stage - Gate Driver

The role of the driver is to be the electrical interface between the lower-voltage digital output of the control logic or similar circuitry and the higher-voltage, highcurrent, slew-rate demands of the power-switching device. The driver must supply the needed current at a high enough rate to quickly charge the input capacitance at the gate of the device and to turn it on, yet without inducing ringing or overshoot; in turn-off mode, it must quickly and crisply pull that charge from the gate input, again without ringing or overshoot. The illustrations in Fig. 5.1 shows the typical driver application for DC-DC converter. Notice the difference of ground (-), and battery plus $(+)$ line placement between the two different typologies:

- In high-side applications, the High-side driver switches the battery plus (+) to the load. (Fig. 5.1a)
- In low-side applications, the Low-side driver switches battery (-) to the load. (Fig. 5.1b)

The preceding example has shown a high-side driver to drive a load. A similar topology with a minor change could be used for a low-side driver as shown in Fig. 5.1. The software tasks are pretty much alike; however, hardware uses a different type


Fig. 5.1: Illustration of driver application
of switch. The switch is connected to the load and when actuated, it provides a ground path to the load current, thereby enabling the device to become energized.

### 5.1 High-Side Gate Driver

As I said before, in the high side configurations, the switch is placed between the supply voltage and the load. In order to avoid the huge power dissipation on power switch, the DMOS must be operated in the triode region. To turn ON the power switch (DMOS) there are two different technique. To do that the driver circuitry needs a supply voltage greater than $V_{\text {battery }}$. The possible solutions well known in the literature are:

- bootstrap techniques
- charge pump (CP) techniques

In Fig. 5.2 shows the schematic inherent the gate driver circuit and the schematic about bootstrap charge. The first block is necessary to charge the bootstrap capacitor and with this system, it was possible to generate a voltage higher than the car battery voltage.

### 5.1.1 Bootstrap technique

An innovative system for this design has been the block about the bootstrap charge. In the other commercial integrated circuit (IC) there is a dedicated supply to charge


Fig. 5.2: Gate driver and bootstrap charge
the bootstrap capacitor. In low power DC-DC converters, sometimes it has been used to charge the external capacitor a charge pump. In Fig. 5.3 is shown the main principle. When the $V_{G S}$ is equal to zero, therefore the DMOS is OFF, the current flows from $V_{b a t t e r y}$ to $C_{b s t}$ and the zener diode limit the maximum voltage across the bootstrap capacitor. During the transition between the OFF state and the ON state, the bootstrap voltage operates as a supply to the driver allowing the DMOS to be switched on. The current cannot flow into the battery because there is a diode.

### 5.2 Level Shifter

The level shifter transfers a signal from the low voltage (low side) domain, into the high voltage domain of the output stage. In this design the scheme of Fig. 5.4 is preferred, which is based on low and high voltage transistor. The transistors M1 and M2 are high voltage. The remaining transistors are instead low voltage, because the difference between $V_{\text {bootstrap }}$ and $V_{S}$ (voltage source on power switch) will be limited by design.


Fig. 5.3: Bootstrap technique main principle


Fig. 5.4: Level Shifter

This level shifter operates with a floating supply voltage, indeed $V_{\text {bootstrap }}$ is above the battery voltage when the power transistor turns on. Two complementary clocks (ck, and $c k_{q}$ ) generated by the Dead Time generator are used to drive this structure. Between the two signals, there is a dead time to stabilize the level shifter, preventing a non-switching due to excessively high frequency. When ck is high, $M_{1}$ is turned on and $M_{2}$ is off, in the first branch there is a current and therefore $M_{3}$ turns on and the voltage on $V_{D S(M 3)}$ is shows in Equ. 5.1.

$$
\begin{equation*}
V_{D S(M 3)} \approx V_{\text {bootstrap }}-V_{D S(M 3)} \tag{5.1}
\end{equation*}
$$

as a consequence, the transistor M5 turns on, because

$$
\begin{equation*}
V_{D\left(M_{3}\right)}>V_{t h\left(M_{5}\right)} \tag{5.2}
\end{equation*}
$$

while M6 turns off. Hence, when the ck is high, the $c k_{h}$ is a digital zero and vice versa when ck is low. By means of the inverter, the output signal is synchronous with the input signal on M1. The delay between input and output can be kept in order of 6.4 ns enabling high speed operations.

### 5.3 Gate Driver

The voltage $V_{G S}$ is the actual voltage at the gate of the device, and it is this point that should be considered when analyzing the switching behaviour. The critical parameter for a gate drive is the maximum $\mathrm{dV} / \mathrm{dt}$ of $V_{G S}$. From these parameters the current to switch the power transistor at a certain time has been calculated. The use of the simulator has been essential to calculate the equivalent capacitor, for $50 \mathrm{~m} \Omega$. The equivalent capacitor is 1.5 nF , where it is composed of the sum of $C_{G S}$, $C_{G D}$ and $C_{D S}$. These capacitances are called: $C_{i s s}$ is the input capacitance, $C_{o s s}$ is the output capacitance and $C_{r s s}$ is the reverse transfer capacitance.

- $C_{i s s}=C_{G D}+C_{G S}$
- $C_{o s s}=C_{G D}+C_{D S}$
- $C_{r s s}=C_{G D}$

The turn-on transition is broken down into three regions. These regions will be individually explained. In Fig. 5.5 shows the transition through these regions in terms of output characteristics. In the same figure, is possible to see the three equivalent charges. When the voltage gate source is between 0 V and 1.1 V , the parasitic gate drain capacitor is charging. After this point there is Miller Plateau, the integral of this second section allow to calculate the equivalent charge inherent the sum of $Q_{G S}$ plus $Q_{G D}$, as a first approximation, we will consider as if it were only $Q_{G D}$. In the last sections of the graph has been possible to calculate the residual charge of the parasitic capacitor.


Fig. 5.5: $V_{G S}, V_{D S}, I_{D}$ during the turn ON and total gate charge

### 5.3.1 Region A: $Q_{G S}$

This is the region where gate-to-source voltage $\left(V_{G S}\right)$ rises from 0 V to its plateau voltage ( $V_{G P}$ ). When the voltage gate rises from 0 V to its threshold voltage $\left(V_{T H}\right)$, the MOSFET is still off with no drain current $\left(I_{D}\right)$ flow and drain-to-source voltage $(V D S)$ remains clamped. Once the gate voltage reaches $V_{T H}$, the MOSFET starts conducting and $I_{D}$ rises. In this region, gate current is used to charge the input capacitance $\left(C_{i s s}\right)$ with its $V_{D S}$ being clamped. Since the voltage across gate-to-drain changes from $V_{D S}$ to $\left(V_{D S}-V_{G P}\right)$, the charge is stored from the input capacitance curve at that range.

### 5.3.2 Region B: $Q_{G D}$

This is the region where $V_{G S}$ is held at $V_{G P}(\mathrm{~V}$ gate plateau) and remains flat. $I_{D}$ clamps to inductor current and $V_{D S}$ clamping effect are gone, MOSFET's $V_{D S}$ starts to drop. In this time, $V_{G S}$ remains relatively constant at fixed $I_{D}$ with varying
$V_{D S}$. This is the origin of the flat plateau seen on the gate charge curve. During this region, the gate current is used to charge the reverse transfer capacitance $C_{G D}$ $\left(C_{r s s}\right) . V_{D S}$ is decreasing from $V_{\text {battery }}$ to $I_{D} * R_{D S(O N)}$.


Fig. 5.6: the three phase to turn ON a switch

### 5.3.3 Region C: Remaining total gate charge

This is the region where the MOSFET enters into ohmic mode operation as seen in the $I_{D}-V_{D S}$ curve (Fig. 5.6). $V_{G S}$ rises from $V_{G P}$ to the driver supply voltage $\left(V_{\text {bootstrap }}\right)$. Both $I_{D}$ and $V_{D S}$ remain relatively constant. The $I_{D}$ is still clamped by the inductor current. As $V_{G S}$ increases, the channel $\left(V_{D S}=I_{D}{ }^{*} R_{D S(O N)}\right)$ continue to be more enhanced and $V_{D S}$ dropped slightly.For the first design has been used the sequence equations of these phenomena.

$$
\left\{\begin{array}{l}
Q=I \Delta t  \tag{5.3}\\
Q=C \Delta V
\end{array}\right.
$$

In the system of equations, the only unknown is current because the dimension of power switch imposes $\mathrm{C}, \Delta V$ is the maximum $V_{G S}$ on the power switch and $\Delta t$ is imposed by the designer (10ns). The nominal current will be necessary to draw a good path in layout.

### 5.4 Bootstrap Charge

An innovative system for this design has been the block about the bootstrap charge. In the other commercial integrated circuit (IC) there is a dedicated supply to charge the bootstrap capacitor. In low power DC-DC converters, sometimes it has been used to charge the external capacitor a charge pump. In Fig. 5.7 is shown the block's scheme. When the DMOS is open (open circuit), the voltage $V_{s(D M O S)}$ is equal at voltage drop on the external Schottky Diode, approximately -500mV. In this phase, the $V_{\text {ref }}$ has been fixed around 5 V . The capacitor is charged to the $V_{\text {ref }}$ voltage less than a threshold voltage of 1.8 V and then when the voltage on the capacitor is equal at 3.2 V , the transistor is turned off. It has been necessary to connect the bulk to $V_{s(D M O S)}$ because when the power switch is turned on, $V_{\text {bootstrap }}$ is 3.2 V over the voltage battery and then if the bulk is connected to $V_{\text {bootstrap }}$, the parasitic diode goes into conduction.

$$
\begin{equation*}
V_{\text {bootstrap }}=V_{\text {ref }}-V_{\text {th }}=5 \mathrm{~V}-1.8 \mathrm{~V}=3.2 \mathrm{~V} \tag{5.4}
\end{equation*}
$$



Fig. 5.7: Bootstrap charge system

In Fig. 5.8 shows the simulation result of the voltage bootstrap when the gate driver is switching ON and OFF. During turn on the voltage bootstrap decrease of


Fig. 5.8: Bootstrap voltage during the commutation

### 5.4.1 Results

In Fig. 5.9 shows the measure of this block. The measure is done when the whole system is OFF, this is a check before to turn ON the device. In fact in this figure we cannot see the ripple. The measurement in DC confirms the simulation results and the functioning. In Fig. 5.10 shows the measure of $V_{\text {bootstrap }}$ when the gate driver is switching, the figure shows the $V_{D S}$ on Power-DMOS represented by the violet line, the voltage on the load in yellow line, and in red the $V_{\text {bootstrap }}$.


Fig. 5.9: Voltage measure of bootstrap level (Driver OFF)


Fig. 5.10: Voltage measure of bootstrap level (Driver ON)

### 5.5 High-Side Gate Driver

Fundamentally, a gate driver is the last stage of circuitry between the control logic determining the state of the power MOSFET and the gate of the power MOSFET. The gate driver is an chain of inverters, in Fig. 5.11 shows the circuit. This block has been designed with six-stage.


Fig. 5.11: Gate Driver

The first observation is inherent in the mobility of electrons $(\mu)$ because the NMOS has a mobility 2.5 times bigger than the PMOS.

$$
\begin{equation*}
\mu_{n}=2.5 \mu_{p} \tag{5.5}
\end{equation*}
$$

Therefore the W/L ratio of the PMOS must be at least 2.5 times greater than the $\mathrm{W} / \mathrm{L}$ of the NMOS. In this case, the PMOS ratio W/L is 3 times greater the NMOS. The aspect ratio is given by:

$$
\begin{equation*}
A R=\frac{\left(\frac{W}{L}\right)_{p m o s}}{\left(\frac{W}{L}\right)_{n m o s}}=k \tag{5.6}
\end{equation*}
$$

The equation to design every stage is

$$
\begin{equation*}
\frac{W}{L} \text { nth } \text { of the nth stage }=k^{N-1}\left(\frac{W}{L}\right)_{n \operatorname{mos}} \tag{5.7}
\end{equation*}
$$

Where N is number for a specific branch and k is scale factor, with $\mathrm{k}=2.7$ is minimized the overall propagation delay for given load capacitance. However, this value of k is not optimum in terms of the silicon area consumed. For this design the value of scale factor is $\mathrm{k}=3$. For a good matching has been used the ratio $\left(\frac{W}{L}\right)_{\text {nmos }}=\frac{7}{1}$ and for the PMOS has been used $\left(\frac{W}{L}\right)_{p m o s}=\frac{20}{1}$, and the multiplicity for each branch has been changed.

Tab. 5.1 reports the multiplicity value of the driver. With this system is possible to charge the equivalent capacitor of the power switch. It is important to know


Fig. 5.12: Gate driver for fast version

| N branch | 1 | 2 | 3 | 4 | 5 | 6 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| pmos | $\mathrm{m}=1$ | $\mathrm{~m}=3$ | $\mathrm{~m}=9$ | $\mathrm{~m}=27$ | $\mathrm{~m}=81$ | $\mathrm{~m}=243$ |
| nmos | $\mathrm{m}=1$ | $\mathrm{~m}=3$ | $\mathrm{~m}=9$ | $\mathrm{~m}=27$ | $\mathrm{~m}=81$ | $\mathrm{~m}=243$ |

Table 5.1: Dimensions for each driver branch
the equivalent capacitance for SM7, in this case, the value is $6.7 \mathrm{nF} / \mathrm{mm} 2$ because if the driver is powerful more than the necessary, it will generate some oscillations. Moreover, to design the last branch of the gate driver it was made the following approximation:

$$
\begin{gather*}
\Delta t=3 \tau=R_{o n(p m o s)} C  \tag{5.8}\\
R_{o n(p m o s)} * C<10 \Omega \tag{5.9}
\end{gather*}
$$

To guarantee a secure margin, $R_{\text {on(pmos) }}$ is designed to be $2 \Omega$. Moreover, during simulations $\mathrm{W} / \mathrm{L}=48$ with multiplicity equal to 100 has been used (Fig. 5.12) and for the $R_{o n(n m o s)}$ the ratio is 2.5 times smaller. The $R_{D S(o n)}$ for the last branch has been calculated as follows:

$$
\begin{equation*}
R_{D S(o n)}=\frac{1}{\mu C_{o x} \frac{W}{L}\left(V_{G S}-V_{T H}\right)}=2 \Omega \tag{5.10}
\end{equation*}
$$

High-speed switching of power devices in circuits is often accompanied by boring oscillations caused by the parasitic inductances and capacitances of the switching circuit. These boring oscillations are called parasitic oscillations. These are undesirable because they interfere with the stable operation of power electronic circuits. Also, they consume energy that decreases system efficiency and output capacity.

Furthermore, such oscillations often generate excessive voltages which might cause voltage breakdown in high-voltage applications. Fig. 5.13 shows the oscillations on $V_{D S}$, and on red line shows the bootstrap voltage. During the transition phases, it can be seen that the bootstrap voltage undergoes oscillations, instead of during the constant voltage fates, the voltage is fixed at 3 V . In this configuration, the load is $10 \Omega$ with a load current of 1.2 A .

It has been seen that the ringing depends on the load current, if we reduced the load from $10 \Omega$ to $50 \Omega$, the oscillations on $V_{D S}$ will be reduced. It has been concluded that increasing the load current, the energy stored in the parasitic inductor of bonding wire increase, and the amplitude of ringing increase exponentially. In Fig. 5.15 shows the system with a light load $(50 \Omega)$, where we can see that on $V_{D S}$, the ringing during the switch OFF has been deleted.


Fig. 5.13: Gate drive, $V_{D S}(\mathrm{~B}), V_{\text {bootstrap }}(\mathrm{A})$, Load $=10 \Omega$


Fig. 5.14: Gate drive, $V_{D S}(\mathrm{~B}), V_{\text {bootstrap }}(\mathrm{A})$, Load $=50 \Omega$


Fig. 5.15: $V_{D S}$ (blue), $V_{\text {out }}$ (yellow), $\mathrm{I}=0.12 \mathrm{~A}$

### 5.6 Gate Driver II

To solve the problem about the ringing, it has been designed a new gate driver. To avoid the ringing is necessary to reduce the current capability of the driver, but if we reduce the driver is not possible to switch at very high frequency (up to 1 MHz ). Some consideration has been done to solve the problem. It has been necessary to evaluate the parasitic capacitances of the power switch. For $R_{D S(o n)}$ equal to 150 mOhm , the $C_{G S}$ is 0.545 nF and $C_{G D}$ is 0.260 nF . The second version of the gate driver has been designed taking into account the effect of the bonding wires. In Fig. 5.16 is shown the electrical model for the NMOS.


Fig. 5.16: Electrical model for DMOS

The gate driver has the resistance of the last stage equal to $15 \Omega$. In Fig. 5.17 shows the $V_{D S}$ when the gate resistance changes. The ringing depends on the speed with which we turn ON the power switch.

The first ringing depends on the reverse recovery time of the diode. the general rule is the first peak must be the highest of all others without exceeding the substrate voltage plus the voltage drop on the diode, by taking advantage of this rule, oscillation damping can be achieved. Testing the system with the process variations, we can find the critical parameter for power switch with vertical technology.


Fig. 5.17: resistance gate sweep

At $-40^{\circ} \mathrm{C}$, the system exhibits oscillations during the turn OFF. In general, the turn OFF is more critical than turn ON, because the energy stored inside the bonding wire and in the other parasitic inductance must be dissipated. This dissipation of energy converts to overvoltages. In Fig. 5.18 shows the overvoltage on the power switch.


Fig. 5.18: $V_{D S}$, corner FS at $-40^{\circ} \mathrm{C}(\mathrm{A}),+27^{\circ} \mathrm{C}(\mathrm{B}),+150^{\circ} \mathrm{C}(\mathrm{C})$, nominal case (D)

Fig. 5.19 shows the structure of the vertical DMOS, looking in the core cell we identify two deep trenches, the source on the top of the structure and the drain at the bottom. The interface between the gate and the substrate creates the $C_{G D}$ capacity, considering the $30 \%$ process variation, this variation has a more meaningful
impact on the $C_{G D}$ capacity than the $C_{G S}$ capacity. To delete every oscillation in the corner, it is necessary to increase the resistance of NMOS until $22 \Omega$, this kind of adjustment is possible by the simulations.


Fig. 5.19: DMOS Structure

The result with the NMOS of $22 \Omega$ value is represented in Fig. 5.20, the oscillation is reduced on the safety region, in fact, considering the 27 V of voltage input, the maximum peak will be under the limit of the technology (30V). Fig. 5.20 shows the corner "FAST" at temperature $-40^{\circ} \mathrm{C},+27^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$. The critical temperature is $-40^{\circ} \mathrm{C}$ because due to process variations, the capacitors are smaller than the nominal value. This can be translated with a reduced Miller Plateau but by reducing the Miller Plateau, the ignition speed increases generating a lot of oscillations.

### 5.6.1 Results

The results for the gate driver shows in Fig. 5.21, in green the schematic simulation, and in red the postlayout. The first graph is inherent in the trend of the gate voltage on the DMOS, the second graph represents the voltage on the source of the DMOS. The different between the two signals is 5 ns . The layout has been optimized to achieve these results.


Fig. 5.20: Corner FAST with 22 Ohm


Fig. 5.21: Postlayout Turn ON

### 5.7 DMOS - Power Switch

The combination of the power switch with the gate driver is not random. It is interesting to understand what happens when a switch with high value of gate charge is associated with a certain gate driver, that is, it has a low $R_{D S(o n)}$ resistance. For this analysis we will show a device with a resistance of $150 \mathrm{~m} \Omega$ and one with a $50 \mathrm{~m} \Omega$ of resistance. The Figure of Merit (FOM) is a way of evaluating the Power Switches. It accounts for both their conduction losses and their switching losses. Commonly, it's calculated as on-resistance $\left(R_{(D S) O N}\right)$ times gate charge $\left(Q_{G}\right)$.

$$
\begin{equation*}
F O M=R_{(D S) O N} * Q_{G} \quad[m \Omega n C] \tag{5.11}
\end{equation*}
$$

From Equ. 5.11 and from the theory, the $R_{(D S) O N}$ and the $Q_{G}$ are inversely proportionally, because if the on-resistance decrease, the DMOS area increase and also the gate charge increase. Fig. 5.22 shows the $V_{G S}$ for a DMOS of $50 \mathrm{~m} \Omega$. The gate is charged with a constant current of $100 \mu \mathrm{~A}$ and with this value, the charge has been calculated. The FOM is given by:

$$
\begin{equation*}
F O M=50 \mathrm{~m} \Omega * 2.6 n C=130 \mathrm{~m} \Omega n C \tag{5.12}
\end{equation*}
$$



Fig. 5.22: $V_{G S}$ for DMOS of $50 \mathrm{~m} \Omega$

Fig. 5.23 shows the comparison between two DMOS, $50 \mathrm{~m} \Omega$ represented with green line and $150 \mathrm{~m} \Omega$ with red line. Using the same current to turn ON the two DMOS, you notice that the smaller DMOS turns on first because it needs less charge. with the marker we identified when the $150 \mathrm{~m} \Omega$ is fully ON , instead the other DMOS is at only at the and of Miller Plateau.


Fig. 5.23: $V_{G S}$ DMOS of $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$

The ON resistance for the last stage of the gate driver is $22 \Omega$. Fig. 5.24 shows the power losses with two switches, in both cases, each switch uses an optimized gate driver. The blue line represents the power losses with a power switch of $50 \mathrm{~m} \Omega$ and the red line $150 \mathrm{~m} \Omega$, the current used is to evaluate the losses is 1.5 A . We can see that the distance between the two charts represents the conduction losses.


Fig. 5.24: Power losses $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$ with optimal gate driver

Fig. 5.25 shows the power losses for a power switch of $50 \mathrm{~m} \Omega$, but here two different gate drivers are used, the blue line is the same as before, but the green line is obtained with an RC time constant bigger compared to the blue line. This behavior is the consequence of the increase of the time constant RC. Increasing the time constant RC, the Miller plateau becomes longer and this includes a greater loss
of power at high frequencies (the switching losses increase more than the conduction losses). The power losses are fixed and compared to the whole period these became more significant when the switching frequency is increased.

From 500 kHz to 650 kHz the switching losses are negligible compared to the conduction losses, instead, the switching losses weigh more than conduction losses. To keep the power losses of two DMOS, the gate driver must be designed for a fixed capacitive load.


Fig. 5.25: Power losses $50 \mathrm{~m} \Omega$ vs $150 \mathrm{~m} \Omega$ with the same gate driver

## Chapter

## Control Logic

In Fig. 6.1 shows the algorithm for the Peak Current Mode Control with constant $T_{o f f}$. When defining the $T_{o f f}$ and $I_{m a x}$, the DMOS is turned ON, as long as the current in the load $I_{L}$ is less than $I_{\max }$. When the $I_{L}$ is higher than $I_{\max }$, the DMOS is turned OFF and the counter is enable. When the counter reached the $T_{\text {off }}$, the DMOS is turned ON again.

### 6.1 Main Principle

The control logic is the core of chip, a control system with constant $T_{\text {off }}$ it has been created. Fig. 6.2 shows the block diagram. The system is composed by the oscillator, counter and SR latch.

During ON phase, the current has been read, the mirrored current from the main branch is slid over the sensing resistor. By this resistance has been generated the voltage reference to read the current on the load. In Fig. 6.3 is possible to see the main principle. When the current inside the inductor reaches the maximum value, the power switch is turned OFF, after that, the counter has been initialized to count.

In a buck converter, the output voltage depends on the duty cycle. The equations


Fig. 6.1: Algorithm for Constant Off-Time Peak Current Control
are shown below.

$$
\begin{equation*}
V_{\text {out }}=V_{\text {in }} D \tag{6.1}
\end{equation*}
$$

Where $V_{\text {in }}$ is input voltage, $V_{\text {out }}$ is output voltage and D is the duty cycle. A second important equation described the relation between $t_{\text {on }}$, duty cycle $(\mathrm{D}<1)$ and the period (T).

$$
\begin{equation*}
t_{o n}=D T \tag{6.2}
\end{equation*}
$$

We can say for the sake of completeness that, the period T is the sum of $t_{o n}$ and $T_{o f f}$, where $T_{\text {off }}$ is fixed $(1 \mu \mathrm{~s})$. Rearranging the equation Equ. 6.1 and Equ. 6.2, it


Fig. 6.2: Control Logic


Fig. 6.3: Inductor current
has been obtained the equation below

$$
\begin{equation*}
t_{\text {on }}=\frac{V_{\text {out }} * T_{\text {off }}}{\left(V_{\text {in }}-V_{\text {out }}\right)} \tag{6.3}
\end{equation*}
$$

therefore it is possible to get the relations between current ripple and $T_{\text {off }}$.

$$
\begin{equation*}
\Delta I_{L}=\frac{V_{o u t} * T_{\text {off }}}{L} \tag{6.4}
\end{equation*}
$$

According to Equ. 6.4, if $T_{\text {off }}$ decreases, the current ripple decreases, and it is not a function of the $t_{o n}$. The switching frequency $f_{s w}$ is not fixed because $t_{o n}$ depends on the input voltage $\left(V_{i n}\right)$.

### 6.2 Mask System

Due to some spike during the commutations of the DMOS, it is necessary to blind the control logic and current sensing to prevent a false turn-ON or turn-OFF. Here the part of control logic that will be used to mask the spikes during the switching will be presented. Fig. 6.4 shows the spike on $V_{\text {sns }}$ when the DMOS is turned ON. This behavior is repeated at every cycle. The reactions of the system cannot be controlled therefore in Fig. 6.5 shows the concept to blind the control logic during the transition. During the turn-ON $V_{G S}$ goes from 0 V until 3.2 V , the settling time for the signal is 40 ns , after this time every signal is stable. The $V_{G S}$ will be the reference signal to enable the output of the comparator. When the $V_{G S}$ goes high the delay block waits 60 ns before to enable the output of the comparator.


Fig. 6.4: Voltage spike on $V_{\text {sns }}$


Fig. 6.5: Schematic Principle to mask the spike

Fig. 6.6 shows the results of this system to blind the spike. During the miller Plateau, the $V_{\text {ref }}$ goes below the $V_{\text {sns }}$, this causes the output of the comparator to
switch in the high state. As a note, we can intercept the critical point inside the delay because increasing the input voltage, the $t_{o n}$ will be inversely proportional to the input voltage, hence the $t_{o n} @ 12 V<t_{o n} @ 25 V$. When the delay is comparable with the $t_{o n}$, there is a shifting in terms of average current in the load.


Fig. 6.6: Enable for current sensing

### 6.3 From comparator to control logic

Fig. 6.7 shows the full schematic to sense the maximum current and sent the signal to lowside logic because this blocks are supplied between the source $V_{s}$ of the DMOS and the bootstrap voltage $\left(V_{\text {Bootstrap }}\right)$. Fig. 6.8 shows when the comparator detects the maximum current in the circuit, $V_{C O M P}$ goes high to set the Flip-Flop (FF). Between the AND and the Flip-Flop (FF) there is a block called oneshot. The block is used to generate a sufficiently large pulse to be able to set the FF without keeping the SET signal in a high state. Now the output of the FF is high, hence the two PMOS are off and the signal is moved to ground. As I said before the delay of 60 ns at the input of the AND will mask the spike, but the second delay is shorter than 60 ns , this signal comes before the SET and will restore the flow of current on the branch. The concept of the level shifter is to be compatible with the low side domain. The shifting is caused by the turn OFF the PMOS, because when the power switch is OFF, $V_{\text {Bootstrap }}$ referred to ground, this assumes a 2.4 V , therefore if
we want to move the signal enabling the PMOS, when the $V_{\text {Bootstrap }}$ will be near to the ground, there will be not enough supply to keep ON the 2 transistors plus the voltage drop on the three diodes.


Fig. 6.7: System to store the peak current


Fig. 6.8: Detection of maximum current @12V

### 6.4 The Current Mode with Constant Off-Time

The constant off-time timer provides a predefined off-time period to determine the setting pulse when the off-time period is finish, so that the converter can initiate the next on-time period. Given that the off-time period is constant, the switching frequency can vary within a small range in steady state because the on-time period varies with the input voltage like seems in Equ. 6.3.

The main blocks for the control logic are presented in Fig. 6.9. When the signal of over-current $V_{O C}$ goes high, the Flip Flop will be set and the $Q_{n}$ will go low, this will serve to reset and enable the counter for a fixed time ( $T_{o f f}$ ). When the counter reached the value, the flip flop will be reset and the $C K_{D}$ goes high. The followed block (DT) ia a Dead Time generator.

Oneshot


Reset
Fig. 6.9: Low side structure for control Logic

### 6.5 Dead Time Generator

The Dead Time generator is the Timing Control (TC) block that provides an appropriate dead-time between the switching on and off of the power transistor. The Dead Time generator is used to produce for the level shifter two signals: one signal turns on the switch $(c k)$ and the second one turns it off $\left(c k_{q}\right)$. Between the two signals a dead time to avoid overlapping of the on and off state is inserted. In Tab. 6.1 are presented the signals to control the power switch. During the non-overlaping time (20ns), the state is kept as previously time.

| Power Switch $\left(\mathrm{ck}_{h}\right)$ | ck | $\mathrm{ck}_{q}$ |
| :---: | :---: | :---: |
| ON | High | Low |
| OFF | Low | High |

Table 6.1: Control Signals for level shifter

To calculate the optimal dead-time in a given application, the fall time in the
actual circuit needs to be taken into account. In addition, variations in temperature and device parameters could also affect the effective dead-time in the actual circuit. Therefore, the nominal dead-time is chosen to avoid any PVT variations to produce shoot-through current. Circuits using complementary signals suffer power loss if some cautions are omitted. For example, when signal ck goes from 1 to $0, \mathrm{ck}_{q}$ operates from 0 to 1 ; that means there is a time $\Delta \mathrm{t}$ in which both switches are turned on, i.e. the switch's on-resistance consumes power. To achieve power savings that minimize power losses, a non-overlap signals generator must be designed. Here, the output NOT gates introduce a non-overlap region because of the gates' delay. Fig. 6.10 shows the schematic of the Dead Time generator. The non-overlapping time is defined by means of two capacitors of the same value $(2 \mathrm{pF})$ to obtain 20 ns non-overlapping time.


Fig. 6.10: Basic circuit for generating a non-overlap region between clock signals

In Fig. 6.11 shows the logical transition of both signals ck (green signal) and $\mathrm{ck}_{q}$ (blue signal).

### 6.6 Oscillator

The CMOS oscillator circuits are widely used in high-speed applications because they are economical, easy to use, and take significantly less space than a conventional oscillator. The oscillator proposed in Fig. 6.12 is the one that needs the least number of components to generate a square wave. The oscillator is enable by the UVLO, thus we avoid the metastable point, when every part of the circuit is at half of $V_{\text {supply }}$.


Fig. 6.11: Dead Time Generator schematic

To define the period of the oscillator we used the basic equations that regulate the charge of a capacitor. the charge of the capacitor over time is described by the following equation

$$
\begin{equation*}
V_{c}(t)=V_{I N}\left(1-e^{-t / \tau}\right) \tag{6.5}
\end{equation*}
$$



Fig. 6.12: Schematic of the oscillator
where $V_{c}$ is the voltage across the capacitor, $V_{I N}$ is the final voltage that can be reached ( $V_{\text {supply }}$ ), and $\tau$ is RC time constant. We have two resistors, during the charging, is necessary considered the resistor of the PMOS, instead during the discharge we have to considered the the resistor of the NMOS. In Fig. 6.13 shows the typical behaviour (charge and discharge) in time of the $V_{c}$ voltage.

Zooming in the range delimited $\left(t_{1}-t_{2}\right)$ on the graph, we can see that the


Fig. 6.13: Voltage across the capacitor $\left(V_{c}\right)$ in RC circuit
curve is linear, we will use this area to set the two thresholds of the smith trigger. substituting in Equ. 6.5 $V_{1}$ instead of $V_{c}$, we find the charge time till $t_{1}$.

$$
\begin{align*}
& V_{1}=V_{I N}\left(1-e^{-t_{1} / \tau}\right)  \tag{6.6}\\
& V_{1}-V_{I N}=-V_{I N} e^{-t_{1} / \tau}  \tag{6.7}\\
& \frac{V_{1}-V_{I N}}{V_{I N}}=-V_{I N} e^{-t_{1} / \tau}  \tag{6.8}\\
& \ln \left(\frac{V_{1}-V_{I N}}{V_{I N}}\right)=-\frac{t_{1}}{\tau} \tag{6.9}
\end{align*}
$$

The final equation to define $t_{1}$ is

$$
\begin{equation*}
t_{1}=-R C \ln \left(1-\frac{V_{1}}{V_{I N}}\right) \tag{6.10}
\end{equation*}
$$

The same counts can be achieved with $t_{2}$, looking the chart we say the difference $T_{1}=t_{2}-t_{1}$ is the half period of the oscillator.

$$
\begin{equation*}
T_{1}=t_{2}-t_{1}=R C \ln \left(\frac{V_{I N}-V_{1}}{V_{I N}-V_{2}}\right) \tag{6.11}
\end{equation*}
$$

In Fig. 6.14 shows the simulation for the voltage $V_{c}$ from $t_{1}$ and $t_{2}$.


Fig. 6.14: $V_{c}$ voltage on capacitor

In the Tab. 6.2 are reported the time value.

| $\tau(\mathrm{R}=60 \mathrm{k} \Omega \mathrm{C}=2.5 \mathrm{pF})$ | 150 ns |
| :---: | :---: |
| $t_{1}$ | 60 ns |
| $t_{2}$ | 164 ns |
| $T_{1}=t_{2}-t_{1}$ | 104 ns |

Table 6.2: Time table

The current for charging and discharging the capacitor is equal, therefore we can say that $T_{1}$ is equal to $T_{2}$, therefore the frequency of the oscillator will be $f_{s w}=1 /\left(2 T_{1}\right)$, hence $f_{s w}=4.5 \mathrm{MHz}$. The Fig. 6.15 shows the frequency that is obtained in standard conditions without extra current.


Fig. 6.15: clock in standard conditions $f_{s w}=4.5 \mathrm{MHz}$

### 6.7 Counter

The Flip-Flop (FF) is sequential digital circuit that allows to memorize a data or divide the clock frequency. A digital circuit is said to be sequential if the output depends on the applied inputs and on the previous state of the same output. A sequential circuit, therefore, must remember its previous state and therefore must have one or more memory elements. Digital circuits are divided into two fundamental categories:

- Combinational (the value of the output depends only on the value of the bits applied in entrance).
- Sequential (the value of the output also depends on its previous state).

The counter consists of a four FF with a combinational logic. Fig. 6.16 shows the scheme. The FF are implemented with master slave system.


Fig. 6.16: Up Counter

### 6.7.1 Sequential Logic

The D-type FF is a binary divider, for Frequency Division or as a "divide-by-2" counter. Here the inverted output terminal $Q_{n}$ (NOT-Q) is connected directly back to the Data input terminal D giving the device "feedback" as shown in Fig. 6.17.


Fig. 6.17: Multi-bit asynchronous counters

It can be seen from the frequency waveform above, that by "feeding back" the output from $Q_{n}$ to the input terminal D , the output pulses at Q have a frequency that are exactly one half $\left(f_{\text {in }} \div 2\right)$ that of the input clock frequency $(4.5 \mathrm{MHz})$. In other words the circuit produces Frequency Division as it now divides the input frequency by a factor of two. This then produces a type of counter called a "ripple counter" and in ripple counters, the clock pulse triggers the first flip-flop whose output triggers the second flip-flop, which in turn triggers the third flip-flop and so on through the chain producing a rippling effect (hence their name) of the timing signal as it passes through the chain. Counters are formed by connecting flip-flops together and any number of flip-flops can be connected or "cascaded" together to form a "divide-by-n" binary counter where " n " is the number of counter stages used and which is called the Modulus (MOD). In this case we need to count at least $1 \mu \mathrm{~s}$, therefore 4 bit corresponding at $\mathrm{MOD}=2^{n}=16$. The counter consists of 4 bit, from the least significant bit (LSB) represented by $Q_{N} A$ output to its most significant bit (MSB) represented by $Q_{N} D$ output.

### 6.7.2 Combinatorial Logic

Combinational Logic Circuits are made up from basic logic AND, NOR or NOT gates that are "combined" or connected together to produce more complicated switching circuits. These logic gates are the building blocks of combinational logic circuits. In Fig. 6.18 shows the combinatorial logic to count 4 clock periods that correspond at $1 \mu \mathrm{~s}$. The enable signal will reset SR latch as shown in Fig. 6.9.


Fig. 6.18: scheme for combinatorial logic

### 6.8 External input

To make the system flexible in the testing phase, two pins have been added that allow you to change the oscillator frequency and the maximum current value. In Fig. 6.19 shows the setup to regulate the value on maximum peak current and for the frequency of oscillator. The ideal current generator in reality are replaced with two potentiometer. Without an extra current, in the oscillator flows a $7 \mu \mathrm{~A}$, the switching frequency will be 760 kHz . For $I_{O S C}$ the simulations is done with $160 \mathrm{k} \Omega$ and with $500 \mathrm{k} \Omega$, at 12 V of battery voltage. In Fig. 6.20 shows the result with $500 \mathrm{k} \Omega$ the current is around $4 \mu \mathrm{~A}$, and this can be traduced with a period (T) of $895 \mathrm{~ns}\left(f_{s w}=1.11 \mathrm{MHz}\right)$. In Fig. 6.21 shows the result with $160 \mathrm{k} \Omega$, that produce an extra current reference of $11.4 \mu \mathrm{~A}$. In this configuration the minimum period that can be achieved is T of 555 ns at $12 \mathrm{~V}\left(f_{s w}=1.8 \mathrm{MHz}\right)$.


Fig. 6.19: External current reference


Fig. 6.20: $T=895 \mathrm{~ns}$ with external resistor $500 \mathrm{k} \Omega$ @12V


Fig. 6.21: $T=555$ ns with external resistor $160 \mathrm{k} \Omega @ 12 \mathrm{~V}$


Fig. 6.22: $\mathrm{T}=1.33 \mu \mathrm{~s}$ without external resistor @12V

## Chapter <br> 7

## PCB Design

When we design a PCB , it is necessary to analyze and evaluate the various problems we may encounter, including electromagnetic fields, Electromagnetic compatibility (EMC), Electromagnetic interference (EMI), board parasitics, transmission line effects, grounding, and so on, when it comes to switching regulators, it is not enough to be concerned with just basic routing/connectivity and mechanical issues. The overall subject of PCB design is an extremely wide one, embracing several test/mechanical/production issues and also in some cases compliance/regulatory issues. There is also a certain amount of physics/electromagnetics involved if a clearer understanding is sought. Though there is enough design information for the more experienced designer, the report includes a quick-set of clear and concise basic rules that should be scrupulously followed to avoid a majority of problems. Most of the issues discussed in this chapter revolve around simply assuring the desired performance in terms of basic electrical functionality. So for example, an 'ideal' layout, that is, one that helps the IC function properly also leads to reduced electromagnetic emissions, and vice-versa. For example, reducing the area of loops with switching currents will help in terms of EMI and performance. However, there are some exceptions to this general 'trend'. One which is brought out in some detail here is the
practice of 'copper-filling', which may help reduce parasitic inductances and reduce noise-induced IC problems, but can also increase EMI. In general, the software is divided into two parts, one of which is inherent in the schematic, the second one is about the layout. The PCB presents four layer with $35 \mu \mathrm{~m}$ copper.

### 7.1 PCB Theory Design

To design a PCB for DC-DC Buck converter is need to identify the loop with high $\mathrm{dV} / \mathrm{dt}$ or $\mathrm{dI} / \mathrm{dt}$. In Fig. 7.1 shows the DC-DC buck converter. To identify the loop, the circuit has been split into two states, first state when the switch is closed, and the second state when the switch is open. For each state has been identified two loops.


Fig. 7.1: Dangerous Loop

Drawing two paths, it has been identified as the dangerous loop for the circuit. Fig. 7.2 shows the loop area that generates worse spikes. When the circuit has a path identified by a single loop Fig. 7.2, then it is possible to say that that route is dangerous because it presents high voltage and current variations. Most of the parasitic inductances that have to be considered are those associated with traces, bond-wires, lead terminations, etc. From an applications point of view, the design needs to be concerned about PCB trace inductances in particular, to estimate the parasitic inductances of the traces, the rule-of-thumb is 20 nH per inch of trace inductance. The parasitic inductances bring with them the following problems:

- Limits the variations of voltages $\mathrm{dV} / \mathrm{dt}$ and currents $\mathrm{dI} / \mathrm{dt}$, thus limiting the maximum switching frequency.
- Reduced switching loss.
- Lower electromagnetic interference (EMI), magnetic field coupling and output noise signature.
- Extra margin to survive input rail-transient-voltage disturbances, especially in wide-Vsup-range applications


Fig. 7.2: Loop with high dV/dt

It is worth pointing out that not all PCB trace inductances are a source of problems. For instance, the traces in series with the inductor L are "benign" because they can be looked at as just being lumped together with the main inductor. A freewheeling path is available for them too, the same as the freewheeling path of the main inductor. However, certain other trace inductances do not have any freewheeling path, and will therefore lead to voltage spikes across the board, as stated by the basic equation $V_{L}=L d I / d t$. Increasing the term $L d I / d t$, the voltage spikes increase.

The layout is also driven by thermal considerations, most obviously by the thermal pad for the IC and the power input and output pads, through which most of the heat is conducted into the board and then radiated into the air. Under the chip, nine "via" have been positioned for heating dissipation. These via connect the top layer with the second layers to increase the surface on which heating dissipation.

### 7.2 PCB Schematic

First of all, you have to find the critical points of the circuit. To keep the schematic as clear as possible, we have separated the circuit into different parts. In the schematic, there are two input capacitors. These are marked $C_{i n}$ and $C_{i n-b y p a s s}$ respectively. The purpose of the total input capacitance is to reduce the voltage variations at the input pin and minimized the parasitic inductance. The variations are mainly due to the pulsed input current wave shape, as demanded by a Buck topology. Now if the input power to a Buck converter was coming through long leads from a distant voltage source, the inductance of the incoming leads would seriously inhibit their ability to provide the fast changing pulsed current shape. So an on-board source of power is required right next to the converter, and this is provided by the input capacitor. It provides the pulsed current and then is itself refreshed at a slower rate (DC current) from the distant voltage source. The $C_{i n}$ is an electrolytic capacitor to suppress the voltage fluctuation at the low frequencies; however, since the input capacitor is fairly large in size, it may not be physically possible to place it as close as desired. The second capacitor is a "multi-layer ceramic capacitor" (MLCC) and is used to supply energy at high frequency during the switching of the power transistor. MLCCs have a low Equivalent Series Resistor (ESR) and low Equivalent Series Inductance (ESI), this prerogative allows to suppress high frequency fluctuations.

### 7.3 PCB Layout Openloop

Fig. 7.4 shows the PCB layout, for this kind of board has been used four layers. The top layer has been used for high current paths because the copper area of PCB contributes to heat dissipation on air. The second layer is used for thermal dissipation of integrated circuit, the third layer is used to control the gate driver and the bottom layer is a ground plane. To minimize the loops, the power inputs



Fig. 7.3: schematic circuit
and output have been put on the same side. On the right side, there are pins to supply the integrated circuit with low voltage part and the SMA to the input signal for the gate driver.

The main rule for good design is "ACAP", As Close As Possible. To reduce the parasitic inductor has been used an SMD capacitor with low Equivalent Series Resistor (ESR), this input capacitor ( $C_{\text {in-bypass }}$ ) will provide the energy at high frequency to minimize the parasitic inductor. The input capacitor $C_{i n}$ has been used to reduce the input ripple. Under the anode of the $C_{i n}$, it has been used the "via" to improve the connections at the ground plane. The large capacitance capacitor $C_{\text {in }}$ can be separated about 2 cm from $C_{\text {in-bypass }}$ that supplies most of the pulse-current.


Fig. 7.4: PCB layout

Start placing the most important parts, such as the input capacitor and freewheeling diode, these have to close as possible at IC to reduce the loop area. In this design has been minimized the die area between the components. In Fig. 7.4 shows the input pads are close to the output pad, this technique allows reducing the loop area and the length of traces. The battery has been connected between VS and PGND, the load can be connected between VOUT + and PGND if you want to bypass the shunt resistor, otherwise, the load has normally been connected between VOUT + and VOUT -. The VCC is pin to provide the low supply for the IC and with CK has been provided with the clock to control the duty cycle for the gate driver.

### 7.4 PCB Layout Openloop version II

Fig. 7.5 shows the second version of the PCB , the layout has been revised to use a PCB with only two layers. The loop area has been minimized. In this version has been added the $M_{1}$ and $M_{2}$, these two connector will be use to measure the $V_{D S}$ and $V_{S}$. There are three pins, one for the measure, the center pin is disconnected and the third pin is the ground, this minimize the ground loop with the probe. The output capacitor has been replace with high voltage capacitor (100V), because by increasing the maximum voltage of the capacity, the value of the capacity does not drop drastically with the voltage applied on the capacitor. The switching node is minimized to reduce the EMC.


Fig. 7.5: PCB layout version II

## Chapter <br> 8

## Results

In this chapter I will discuss the results of the whole system. The DC-DC is set to work at 1.5 A . When the input voltage increase in there is a shifting for the average current, this shifting is caused by the high $\mathrm{dI} / \mathrm{dt}$ which occur when the input voltage increases. In the next pages is presented the current mode in closed loop.

### 8.1 Simulation with $30 \mu \mathrm{H}$

The simulations are done with standard setup, the standard mode is 660 kHz with an inductor of $30 \mu \mathrm{H}$, there is no extra current. In Fig. 8.1 shows the inductor current and we can see that the current ripple is $\Delta I_{L}=100 \mathrm{~mA}$. The first microseconds are necessary for the circuit startup.

In Fig. 8.2 shows the switching node, where this is the critical node for the DCDC converter. The duty cycle is $30 \%$ for 12 V of input battery voltage. the spikes are generated caused by parasitic inductor like bonding wire. this spikes are above 3 V .

In Fig. 8.3 shows the simulation with an input voltage of 27 V and $30 \mu \mathrm{H}$ of the inductor, increasing the input voltage the duty cycle is reduce.


Fig. 8.1: Inductor current, $\Delta I_{L}=100 \mathrm{~mA}, f_{s w}=660 \mathrm{kHz} @ 12 \mathrm{~V}$


Fig. 8.2: Switching node $f_{s w}=660 \mathrm{kHz} @ 12 \mathrm{~V}$


Fig. 8.3: Switching node $f_{s w}=660 \mathrm{kHz} @ 27 \mathrm{~V}$

In Fig. 8.4 shows the current ripple when we increase the switching frequency. In this simulation has been reached 2 MHz at 12 V , the delay of the control logic
translates into a shifting of the average current value. The current ripple is 50 mA ,


Fig. 8.4: Inductor current at $2 \mathrm{MHz} @ 12 \mathrm{~V}$

### 8.2 Efficiency

Efficiency is an important figure of merit and has significant implications on the overall performance of the system. A low-efficiency power system means that large amounts of power are being dissipated in the form of heat, with one or more of the following implications:

- The cost of energy increases due to increased consumption.
- High-power dissipation forces the switch to operate at low switching frequencies, resulting in limited bandwidth and slow response, and most importantly, the size and weight of magnetic components (inductors) and capacitors remain large.
- Component and device reliability is reduced.

As seen above, the power electronic systems consist of two major modules:

- The power stage (forward circuit)
- The control circuit (feedback circuit)

The power stage handles the power transfer from the input to the output, whereas the feedback circuit controls the amount of power transferred to the output. A key-point for the DC-DC converter is the efficiency $\eta$, this is defined as follows:

$$
\begin{equation*}
\eta=\frac{P_{\text {out }}}{P_{\text {in }}} * 100 \%=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {loss }}} * 100 \% \tag{8.1}
\end{equation*}
$$

The output power is the power delivered at the load, instead the input power can be splitted in two different parts, The difference between $P_{\text {in }}-P_{\text {out }}$ are the power losses $\left(P_{\text {loss }}\right)$. Inside the power losses $P_{\text {loss }}$ we found the switching losses, joule losses and the consumption of feedback circuit (e.g. control logic), The efficiency has been measured for different frequency and inductor values. In Tab. 8.1 shows the value of efficiency with an input voltage of 12 V and using an inductor of $30 \mu \mathrm{H}$. The maximum efficiency is obtained at the switching frequency of 1 MHz .

| $f_{\text {sw }}[\mathrm{MHz}]$ | $P_{\text {in }}[\mathrm{W}]$ | $P_{\text {out }}[\mathrm{W}]$ | $\eta[\%]$ |
| :---: | :---: | :---: | :---: |
| 0.66 | 5.26 | 4.33 | 82.18 |
| 1.00 | 5.59 | 4.67 | 83.57 |
| 1.80 | 6.99 | 5.40 | 77.31 |

Table 8.1: Efficiency with $\mathrm{L}=30 \mu \mathrm{H} @ 12 \mathrm{~V}$

Tab. 8.2 shows the value of efficiency with an input voltage of 12 V and using an inductor of $5 \mu \mathrm{H}$. As known, any inductor, even parasitic ones, represents a stored energy equal to $E_{L}=(1 / 2) L I^{2}$, multiplied this energy with the switching frequency, we obtained the power dissipation $P_{L}=(1 / 2) L I^{2} * f_{s w}$ on the parasitic inductor. This is one of the main aspects for which, as the switching frequency increases, the efficiency decreases. From Tab. 8.2 we can apply the same considerations as before, for the switching frequency of 1 MHz , there is the peak of efficiency. Tab. 8.3 shows the value of efficiency with an input voltage of 4.5 V and using an inductor of $5 \mu \mathrm{H}$.

Tab. 8.4 shows the value of efficiency with an input voltage of 16 V and using an inductor of $5 \mu \mathrm{H}$. The different behavior for the efficiency in this case is caused by

| $f_{s w}[\mathrm{MHz}]$ | $P_{\text {in }}[\mathrm{W}]$ | $P_{\text {out }}[\mathrm{W}]$ | $\eta[\%]$ |
| :---: | :---: | :---: | :---: |
| 0.66 | 4.92 | 4.09 | 83.03 |
| 1.00 | 5.47 | 4.70 | 85.94 |
| 1.80 | 6.92 | 5.84 | 84.45 |

Table 8.2: Efficiency with $\mathrm{L}=5 \mu \mathrm{H} @ 12 \mathrm{~V}$

| $f_{\text {sw }}[\mathrm{MHz}]$ | $P_{\text {in }}[\mathrm{W}]$ | $P_{\text {out }}[\mathrm{W}]$ | $\eta[\%]$ |
| :---: | :---: | :---: | :---: |
| 0.26 | 3.95 | 3.53 | 89.34 |
| 0.40 | 4.27 | 3.79 | 87.11 |
| 0.56 | 4.65 | 4.03 | 86.76 |

Table 8.3: Efficiency with $\mathrm{L}=5 \mu \mathrm{H} @ 4.5 \mathrm{~V}$
the detections of peak.

| $f_{s w}[\mathrm{MHz}]$ | $P_{\text {in }}[\mathrm{W}]$ | $P_{\text {out }}[\mathrm{W}]$ | $\eta[\%]$ |
| :---: | :---: | :---: | :---: |
| 0.645 | 4.91 | 4.47 | 90.92 |
| 1 | 6.49 | 5.51 | 84.93 |
| 1.75 | 11.20 | 8.92 | 79.60 |

Table 8.4: Efficiency with $\mathrm{L}=5 \mu \mathrm{H} @ 16 \mathrm{~V}$

### 8.2.1 Thermal Dissipation

Tab. 8.5 shows the thermal resistance between junction of the silicon wafer and the plastic case, and the thermal resistance between the junction of the wafer and the ambient temperature.

| Parameter | Symbol | Values |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Thermal Resistance <br> Junction-to-Case | $R_{t h J C}$ | - | 1.6 | 2.6 | K/W |
| Thermal Resistance <br> Junction-to-Ambient | $R_{t h J A}$ | - | 32.8 | - | K/W |

Table 8.5: Thermal Resistance

Fig. 8.5 shows the electrical model of thermal resistance for an industry package, the values of the previously table can be convert in the equivalent resistance as shown in the figure below.


Fig. 8.5: The electrical model of thermal resistance for the package

These numbers are useful to understand how many degrees centigrade the chip heats up. Knowing the efficiency of the DC-DC, it is possible to calculate the power dissipated by the chip. Regarding the Tab. 8.1, we calculate the power dissipation like a different between the input and output power. For 1 MHz , the power losses $P_{\text {loss }}$ are 0.92 W , this can be approximate to 1 W . Knowing the power dissipation at the ambient temperature $\left(27^{\circ} \mathrm{C}\right)$, we can obtained the steady-state temperature of the chips that is $59.8^{\circ} \mathrm{C}$. From this consideration, we find the maximum ambient temperature, where the chip works. The maximum temperature for the simulations
is $150^{\circ} \mathrm{C}$, now subtracting the 32.8 K (because the chip losses are 1 W ) we find the maximum ambient temperature $\left(117.2^{\circ} \mathrm{C}\right)$.

## Chapter

## Final conclusions and future

## WORK

In this PhD thesis, an high frequency DC-DC buck converter for constant current load has been designed. In chapter 2 and chapter 3, we spoke about the voltage reference and the internal power supply. The current sensing analyzed in the chapter 4 is composed by a comparator and the first solution with Sense-FET technique has been deleted because the equivalent capacitor of the power switch, limit the bandwidth of the system to read the current in the high-side branch. The choice of the DMOS was made taking into account the losses due to switching and joule effect. As analyzed in the chapter 5, at high switching frequencies, the switching losses are no longer negligible. The smaller DMOS was used, the associated capacitances would be smaller. As a consequence, the switching of the device would be faster, hence making dynamic losses smaller. As the main drawback, conduction losses would increase. The gate driver and the DMOS must be combined to obtain the best performances in terms of efficiency. Increasing the switching frequency we obtained some benefit. The first benefit include the dimension of the inductor, this can be reduced saving the cost and died area on PCB. The inductor can be reduced
from $30 \mu \mathrm{H}$ to $5 \mu \mathrm{H}$. The gate driver and the power switch must be optimized together. The PCB has been designed trying to limit parasitic inductances to perform the measures (chapter 7). The final results for an high frequency DC-DC buck converter are presented in chapter 8. The paper related this works are: [14], [15],[16] and [17].

### 9.1 Future Work

Several interesting aspects related to the analyzed DC-DC have been left for the future due to the limitation of research boundaries and lack of time. Future work concerns the deeper analysis of particular concepts, new proposals or simply curiosity. This section is aimed to serve as an introduction to aspects related to this thesis work that could be further investigated to draw additional research conclusions. The various aspects we can find the study of a possible integrated freewheeling diode, exploiting and optimizing the layout of existing structures. The integration of external capacitor on silicon, the study of the dynamic performances of the various integrated high voltage components, for example the capacitor. Adapt the layout of existing structures to obtain medium voltage diodes. In summary, the complexity of this research line is evidenced by the several amounts of considerations that would have to be taken into account. The prototype implementation approach presented in this report serves as the first step in the product development phase.

## Bibliography

[1] Wens Mike and Steyaert Michiel. Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS. 1st. Springer Publishing Company, Incorporated, 2011. ISBN: 9400714351.
[2] J. Wittmann, T. Rosahl, and B. Wicht. "A 50V high-speed level shifter with high dv/dt immunity for multi-MHz DCDC converters". In: ESSCIRC 201440th European Solid State Circuits Conference (ESSCIRC). 2014, pp. 151-154.
[3] A. Jha and B. Singh. "Bridgeless buck-boost PFC converter for multistring LED driver". In: 2017 IEEE Industry Applications Society Annual Meeting. 2017, pp. 1-8.
[4] H. P. Forghani-zadeh and G. A. Rincon-Mora. "Current-sensing techniques for DC-DC converters". In: The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002. Vol. 2. 2002, pp. II-II.
[5] Jiann-Jong Chen et al. "On-chip current sensing technique for hysteresis current controlled dc-dc converter". In: The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004. 2004, pp. 181-184.
[6] Jiann-Jong Chen et al. "Integrated current sensing circuit suitable for stepdown dc-dc converters". In: 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551). Vol. 2. 2004, 1140-1142 Vol.2.
[7] Chi Yat Leung et al. "An integrated CMOS current-sensing circuit for lowVoltage current-mode buck regulator". In: IEEE Transactions on Circuits and Systems II: Express Briefs 52.7 (2005), pp. 394-397.
[8] Kuo-Hsing Cheng, Chia-Wei Su, and Hsin-Hsin Ko. "A high-accuracy and high-efficiency on-chip current sensing for current-mode control CMOS DC-DC buck converter". In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems. 2008, pp. 458-461.
[9] N. Mitrovic, R. Enne, and H. Zimmermann. "An integrated current sensing circuit with comparator function for a buck DC-DC converter in HV-CMOS". In: 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS). 2016, pp. 656-659.
[10] R. B. Ridley. "A new continuous-time model for current-mode control with constant frequency, constant on-time, and constant off-time, in CCM and DCM". In: 21st Annual IEEE Conference on Power Electronics Specialists. 1990, pp. 382-389.
[11] Hariharan Karunanithi and Santanu Kapat. "Need for Variable Frequency Control in DC-DC Switching Converters - Challenges and Opportunities using Digital Implementation". In: (Feb. 2018).
[12] D. Krolák, J. Plojhar, and P. Horský. "An Automotive Low-Power EMC Robust Brokaw Bandgap Voltage Reference". In: IEEE Transactions on Electromagnetic Compatibility (2020), pp. 1-8.
[13] Hassan Pooya Forghani-Zadeh and Gabriel A Rincon-Mora. "Current-sensing techniques for DC-DC converters". In: The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002. Vol. 2. IEEE. 2002, pp. II-II.
[14] Osvaldo Gasparri et al. "PCMC DC-DC Converter Development Methodology by Means of dSPACE". In: Digital Transformation in Semiconductor Manu-
facturing. Ed. by Sophia Keil et al. Cham: Springer International Publishing, 2020, pp. 136-144. ISBN: 978-3-030-48602-0.
[15] R. Di Lorenzo et al. " 1 MHz Gate Driver in Power Technology for Fast Switching Applications". In: 2020 27th International Conference on Mixed Design of Integrated Circuits and System (MIXDES). 2020, pp. 199-203.
[16] R. Di Lorenzo O. Gasparri et al. "Variable off-Time Peak Current Mode Control (VoT-PCMC) as method for average current regulation in Buck Converter Drivers". In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 2019, pp. 258-261. DOI: 10.1109/ICECS46596.2019. 8964979.
[17] R. Di Lorenzo et al. "On-Chip Power Stage and Gate Driver for Fast Switching Applications". In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 2019, pp. 266-269. DOI: 10.1109/ICECS46596. 2019. 8965103.

