IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES 1

# On the Extraction of Accurate Non-Quasi-Static Transistor Models for *E*-Band Amplifier Design: Learning From the Past

Valeria Vadalà<sup>®</sup>[,](https://orcid.org/0000-0001-6423-8032) *Member, IEEE*, Ant[o](https://orcid.org/0000-0002-8228-6561)n[i](https://orcid.org/0000-0002-4597-4971)o Raffo®, *Member, IEEE*, Alberto Colzani, Matteo A. Fumagalli®, Giuseppe Sivverini[,](https://orcid.org/0000-0002-9533-9693) Gianni Bosi, *Member, IEEE*, and Giorgio Vannini<sup>n</sup>, *Member, IEEE* 

*Abstract*— In this article, a non-quasi-static (NQS) nonlinear transistor model oriented to *E*-band power amplifier (PA) design is discussed. A new formulation that describes the millimeter-wave NQS behavior is proposed and the entire model extraction procedure is detailed with the aim of putting in evidence the specific issues posed by working at millimeter-wave frequencies. The model is used in the design of a family of monolithic microwave integrated circuit (MMICs) for realizing complete system-in-package (SIP) transmitter and receiver. The model is first fully validated at transistor level by comparing its predictions with linear and nonlinear measurements, and then with measurements carried out on the realized MMIC amplifiers at *E*-band.

*Index Terms*— Microwave amplifiers, microwave FETs, millimeter-waves, nonlinear transistor modeling, small- and large-signal microwave measurements.

#### I. INTRODUCTION

THE recent advances in 5G/6G communication systems<br>offer high data rate up to 10 Gbps and beyond. This **THE recent advances in 5G/6G communication systems** outstanding demand requires the use of millimeter-wave frequencies; in particular, *E*-band point-to-point (P2P) radio links are very attractive for backhauling in 5G communications since they provide wide bandwidth required to cover the big amount of mobile data. High data rate can be achieved by employing complex modulation schemes at the cost of very stringent requirements on linearity [\[1\],](#page-9-0) [\[2\],](#page-9-1) [\[3\],](#page-9-2) [\[4\],](#page-9-3) [\[5\].](#page-9-4) Moreover, market competition forces to reduce development cost and time-to-market, and this leads to minimize the number of foundry runs needed for circuit design. In this perspective, accurate transistor models are mandatory to accomplish this

Manuscript received 1 December 2023; revised 8 February 2024; accepted  $5$  March 2024. This work was supported by the Italian Ministry of University and Research (MUR) through the Research Projects of National Interest (PRIN) 2022 Project under Grant 2022REST9A and Grant 2022PB4SX4 [Next Generation European Union (EU)]. *(Corresponding author: Antonio Raffo.)*

Valeria Vadalà is with the Department of Physics, University of Milano-Bicocca, 20126 Milan, Italy (e-mail: valeria.vadala@unimib.it).

Antonio Raffo, Gianni Bosi, and Giorgio Vannini are with the Department of Engineering, University of Ferrara, 44122 Ferrara, Italy (e-mail: antonio. raffo@unife.it; gianni.bosi@unife.it; giorgio.vannini@unife.it).

Alberto Colzani and Matteo A. Fumagalli are with SIAE Microelettronica S.p.A., 20093 Milan, Italy (e-mail: alberto.colzani@siaemic.com; matteo. fumagalli@siaemic.com).

Giuseppe Sivverini was with SIAE Microelettronica S.p.A., 20093 Milan, Italy. He is now with Huawei Technologies Italia Srl, 20054 Milan, Italy (e-mail: giuseppe.sivverini@huawei.com).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TMTT.2024.3378597.

Digital Object Identifier 10.1109/TMTT.2024.3378597

challenging task. Most designers need general purpose models, that must be computationally efficient and at same time must work over a wide frequency range, under different biases and for very different operating conditions, as class C, where the device exhibits a strongly nonlinear behavior, or class A, where operates almost linearly [\[3\],](#page-9-2) [\[6\].](#page-9-5)

<span id="page-0-5"></span>However, it is not possible for a general-purpose model to obtain excellent predictions in "*all*" operating conditions (i.e., operating frequency, bias condition, power level, impedance terminations at fundamental, and harmonics), maintaining adequate computational efficiency. The difficulties become harder and harder when the power amplifier (PA) works in the millimeter-wave non-quasi-static (NQS) frequency range of the device, as in the application considered in this work. It is worth noticing that with NQS effects, we here refer to the phenomena that determine the transistor behavior at its highest frequencies of operation. These phenomena are related to the short but finite time required by the redistribution and transport mechanisms that regulate the operation of fixed and free charges.

<span id="page-0-14"></span><span id="page-0-13"></span><span id="page-0-12"></span><span id="page-0-11"></span><span id="page-0-10"></span><span id="page-0-9"></span><span id="page-0-8"></span><span id="page-0-7"></span><span id="page-0-6"></span><span id="page-0-4"></span><span id="page-0-3"></span><span id="page-0-2"></span><span id="page-0-1"></span><span id="page-0-0"></span>The factors that impact on model accuracy at millimeter waves mainly arise from two sources: the first one is related to the availability of measurements to be used for accurate parameter extraction; the second one is related to the adopted model formulation, that under very different operations must guarantee adequate overall accuracy and computational efficiency [\[6\],](#page-9-5) [\[7\],](#page-9-6) [\[8\],](#page-9-7) [\[9\],](#page-9-8) [\[10\],](#page-9-9) [\[11\]. T](#page-10-0)his aspect is particularly critical when the technology process is pushed into its limits as happens in the design of broadband highly linear *E*band PAs, which are the most critical components in 5G backhauling, where high-order modulations [1024 quadrature amplitude modulation (QAM)] over large bandwidths (2 GHz) are required  $[1]$ ,  $[2]$ ,  $[3]$ ,  $[4]$ ,  $[5]$ . This specific application demands a level of accuracy and reliability under linear and quasilinear operation (i.e., up to 1-dB power gain compression) that the foundry models usually do not provide: this ultimately leads to multiple foundry runs with consequent waste of time and money. It is worth mentioning that, at the present time, behavioral descriptions [\[12\],](#page-10-1) [\[13\],](#page-10-2) [\[14\],](#page-10-3) [\[15\],](#page-10-4) [\[16\],](#page-10-5) whose accuracy practically coincides with measurement uncertainty, cannot play a role in nonlinear modeling at *E*-band operation, since vector large-signal measurement systems, which allow the acquisition of calibrated timedomain waveforms, are still not available at these frequencies [\[17\],](#page-10-6) [\[18\].](#page-10-7)

<span id="page-0-17"></span><span id="page-0-16"></span><span id="page-0-15"></span>© 2024 The Authors. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

2 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES

In this paper, we describe a novel NQS model formulation, tailored for *E*-band highly linear PAs, that has the target of improving the model accuracy with respect to the foundry model both in linear and weak nonlinear conditions. In particular, the proposed formulation is the first modeling approach that finds its roots into the separation of the physical phenomena that induce the millimeter-wave NQS behavior of the transistor, i.e., the redistribution and transport mechanisms of the fixed and free charges, respectively. This inherently creates a strict link between the model parameters and the physical phenomena governing the device behavior at millimeter-wave frequencies.

The model-extraction method, based on dc and *S*-parameter measurements available in the foundry process design kit (PDK), will be also detailed.

As case study, we selected a  $0.1$ - $\mu$ m GaAs pHEMT process since, commercially, it is the most attractive one for the design of amplifiers in 5G backhauling applications. The paper is organized as follows. In Section  $II$ , we describe the implementation of quasistatic (QS) nonlinear model, focusing on the extraction of the channel current generator, linear parasitic network (LPN) and capacitances under QS operation. In Section [III,](#page-3-0) we detail the NQS formulation, which is the original contribution of this work, presented here for the first time. In Section [IV,](#page-5-0) the validation of the model at transistor level is presented, while Section [V](#page-6-0) shows two amplifier examples designed using the proposed model. Finally, the validation of the model by means of measurements carried out on the realized amplifiers is presented in Section [VI.](#page-8-0) Conclusions are drawn in Section [VII.](#page-9-10)

## II. QS NONLINEAR MODEL FORMULATION

<span id="page-1-0"></span>Fig.  $1(a)$  shows the schematic representation of an active device that can be divided into two parts: the intrinsic active area of the device and the LPN, that properly models the passive access structure connecting the extrinsic terminals to the active area. In this section, we describe the QS nonlinear model formulation and its extraction procedure. It is worth mentioning that, in order to perform a fair comparison with the foundry model, the extraction procedure is entirely based on the measurements available in the foundry PDK.

At the intrinsic device, the mathematical relations between currents and voltages are nonlinear with memory. In the QS approximation, the main assumption is that the memory time has vanishingly short duration. Consequently, the variation of charges happens instantaneously, or, in other words, the nonlinear functions describing the charges depend algebraically on the instantaneous values of the intrinsic voltages  $(v_g, v_d)$ . This means that we can describe the total intrinsic current by two contributions: 1) the conduction current  $i_{\text{cond}}$  and 2) the displacement current  $i_{\text{fixed,OS}}$ .

On the drain side, the conduction current  $i_{\text{cond}}$  can be described as purely algebraic and related to the free carriers that instantaneously pass through the channel. It also includes the contributions of low-frequency (LF) dispersion phenomena [\[7\],](#page-9-6) [\[8\],](#page-9-7) [\[9\],](#page-9-8) [\[10\],](#page-9-9) [\[11\]. O](#page-10-0)n the gate side, the Schottky junction contribution to the conduction current can be simply accounted for by means of the standard implementation, which requires two diodes, gate–drain and gate–source, respectively,

<span id="page-1-1"></span>

Fig. 1. (a) Commonly adopted model topology with LPN, intrinsic, (b) quasi static, and (c) NQS models.

accounting for the extension of the junction across the channel. The displacement current  $i_{\text{fixed,QS}}$ , related to the Schottky junction nonlinear capacitances, accounts for the fixed charges that instantly redistribute themselves in the depletion region. The schematic representation of the QS model is shown in Fig. [1\(b\).](#page-1-1)

The QS nonlinear model extraction steps are summarized in the first three rows of Table [I,](#page-2-0) where each part of the model is associated with the adopted formulation and with the measurements used during the parameter extraction. A detailed description of each step is reported in Sections [II-A–](#page-1-2)[II-C.](#page-3-1) As device-under-test (DUT) for model extraction, we selected a 200- $\mu$ m (i.e., 4  $\times$  50  $\mu$ m) periphery 0.1- $\mu$ m GaAs pHEMT with typical  $f_T$  130 GHz and  $f_{\text{max}}$  180 GHz, power density of 860 mW/mm,  $V_{GD}$  breakdown voltage 9 V, and transconductance 725 mS/mm. This process is available on  $50-\mu m$ thick 6-inch wafers. It should be emphasized that the model extraction is done by only using the measurements already available in the foundry PDK (i.e., dc *I*/*V* and multibias *S*-parameters). The target is indeed to customize the model for the specific application, i.e., high linearity at a fundamental frequency where the device shows NQS effects, improving the accuracy with respect to the foundry general purpose model. To this end, in order to perform a fair comparison, the adopted measurement set must be the same for the two models.

## <span id="page-1-2"></span>*A. LPN Model*

<span id="page-1-5"></span><span id="page-1-4"></span><span id="page-1-3"></span>The first step is the extraction of the LPN. The selection of an appropriate LPN topology and the subsequent extraction process are fundamental steps; in fact, they determine the frequency at which NQS effects appear [\[19\],](#page-10-8) [\[20\],](#page-10-9) [\[21\], a](#page-10-10)nd as a consequence, the maximum frequency at which a model can be considered adequate also without a proper formulation for NQS effects. The aim of this paper is to extract an accurate model without increasing the complexity of the formulation and by minimizing the number of extra-measurements used for parameter identification. Moreover, the  $0.1$ - $\mu$ m GaAs pHEMT process used in this work is a well-assessed, mature technology with standard geometry of access structure. For these reasons, we adopted the eight-element LPN topology shown in Fig. [1\(a\)](#page-1-1)

VADALÀ et al.: ON THE EXTRACTION OF ACCURATE NQS TRANSISTOR MODELS FOR E-BAND AMPLIFIER DESIGN 3

<span id="page-2-0"></span>

<b>MODEL EXTRACTION STEPS</b>				
<b>Model Section</b>	<b>Measurements</b>	Adopted <b>Formulation</b>	Electrical <b>Quantities</b>	
Linear Parasitic Network	Cold-FET S-parameters	Standard equivalent circuit topology	R, L, C	
Current Generator Model	DC I/V Multi-bias small-signal parameters low-frequency range	LUT Analytical model* (Dispersion)	cond	
Capacitances in QS region	Multi-bias small-signal parameters	LUT	$i_{\text{fixed,QS}}$	
<b>NOS</b> Parameters	Multi-bias small-signal parameters NOS frequency range	Proposed analytical formulation*	<sup>1</sup> free,NQS : $i_{\text{fixed,NOS}}$	

TABLE I

\*Model parameters optimized using the corresponding measurements

<span id="page-2-1"></span>

Fig. 2. Measured (symbols) imaginary part of the *Y*<sup>12</sup> parameter at the intrinsic plane under class-A bias condition (i.e.,  $V_{g0} = -0.4$  V,  $V_{d0} = 4$  V) on the  $200$ - $\mu$ m periphery GaAs pHEMT. The continuous black line represents the behavior of an ideal QS device.

 $(i.e., L_g, R_g, C_g, L_d, R_d, C_d, L_s, \text{and } R_s)$ . The extraction of all the elements is done by means of *S*-parameter measurements available in the PDK provided from the foundry, under cold-FET operation, following well-known approaches [\[22\],](#page-10-11) [\[23\].](#page-10-12)

Once the LPN has been extracted, it is possible to deembed parasitic elements from the multibias *S*-parameter measurements to get the DUT behavior at the intrinsic reference plane. In this way, we can evaluate the frequency ranges where the device shows the QS and the NQS behaviors. This is important to find out the best conditions for identifying the different parts of the model. As an example, Fig. [2](#page-2-1) shows the frequency behavior of the imaginary part of the measured  $Y_{12}$  parameter at the DUT intrinsic plane under class-A bias condition (red circles). The behavior of an ideal QS device is also reported in Fig. [2](#page-2-1) with the black continuous line. It is clear that the device exhibits a QS behavior up to 60 GHz, whereas at higher frequencies, NQS effects become increasingly relevant (i.e., the ideal QS device deviates from the actual DUT). This means that, since in this work the DUT is intended to be used to design at frequencies greater than 60 GHz, the model should correctly account for NQS effects to be useful in that range of frequencies.

<span id="page-2-2"></span>

Fig. 3. Example of dc *I*/*V* measured (circles) and reconstructed (crossed lines) for modeling purpose. Crosses represent the data stored in the LUT.

### <span id="page-2-3"></span>*B. Current-Generator Model*

<span id="page-2-6"></span>After the extraction of LPN, the second step consists of the extraction of the channel current-generator model that here is based on a lookup table (LUT) built from the dc *I*/*V* measurements available in the PDK provided from the foundry. In order to guarantee the continuity of derivatives during harmonic balance simulations, we adopt the data approximation algorithm described in [\[24\]](#page-10-13) for LUTs, which, moreover, does not introduce any spurious nonlinearity. The dc *I*/*V* model is enhanced with the addition of analytical functions based on purely dynamic correction terms to account for trapping and thermal phenomena [\[7\]. T](#page-9-6)hese correction terms can be extracted by using the intrinsic *S*-parameter measurements in the LF range [\[25\].](#page-10-14)

<span id="page-2-7"></span>First, we need to make sure that the dc *I*/*V* measurements are available for a wide range of gate and drain voltages inside the safe operating area (SOA) of the chosen device. The SOA is strictly related to the selected process; a rule of thumb for GaAs devices is to have measurements with a maximum drain current of 1 A/mm jointly with a maximum dissipated power of 1 W/mm. The dc *I*/*V* data must be processed before being stored in LUT for the model definition in the computer-aided design (CAD) environment, i.e., Keysight Pathwave Advanced Design System (ADS). More precisely, three operations are needed: 1) deembed the LPN-resistive elements from the dc *I*/*V* measurements; 2) data approximation for guaranteeing continuity of derivatives; and 3) extrapolate to a wider voltage grid the domain of the measured data.

<span id="page-2-5"></span><span id="page-2-4"></span>An example of the results of this step is shown in Fig. [3,](#page-2-2) where the dc *I*/*V* measurements available in the PDK are reported in red symbols, and the extended grid (i.e., interpolated and extrapolated) is reported in solid crossed lines. This step is fundamental to guarantee that the model correctly operates (i.e., it is well conditioned) outside the measured grid, preventing from convergence issues during simulations. At this point, the LUT can be implemented in the CAD environment [\[26\]. O](#page-10-15)nce the dc *I*/*V* model is completed, the LF *S*-parameters can be used to extract the dispersion parameters. In this case, many bias conditions must be used to improve the robustness of the extraction.

<span id="page-2-8"></span>When highly linear operation is considered, the extraction of dispersion parameters by means of *S*-parameter measurements is an effective way to obtain accurate modeling of dispersion phenomena affecting GaAs pHEMTs. Indeed, we are

4 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES

here considering a technology that, differently from GaN HEMTs [\[7\],](#page-9-6) [\[8\],](#page-9-7) [\[9\],](#page-9-8) [\[10\],](#page-9-9) [\[11\], i](#page-10-0)s not strongly affected by dispersion mechanisms causing important deviations between static and dynamic characteristics (e.g., knee walkout, current collapse).

Unfortunately, in the present case, *S*-parameters measured at LF, i.e., at a frequency where dynamic effects can be neglected, were not available in the foundry PDK. In fact, *S*-parameters were provided in the frequency range [2–110 GHz]. As a consequence, we decided to modify the extraction procedure, by first identifying the intrinsic capaci-tances, as reported in Section [II-C,](#page-3-1) and then using the lowest available frequency (2-GHz data) to optimize the dispersion parameters. The optimization goal was defined in order to minimize the discrepancies between the measured and simulated bias-dependent small-signal behavior of the investigated device. The adopted formulation for LF dispersion is the one described in [\[7\]](#page-9-6)

$$
i_{g,\text{cond}}(v_g, v_d, \vartheta, t) = i_{g,\text{cond}}^{\text{DC}}(v_g, v_d, \vartheta, t)
$$

$$
i_{d,\text{cond}}(v_g, v_d, \vartheta, t) = (1 + \Delta_m) \cdot i_{d,\text{cond}}^{\text{DC}}(v_{gx}, v_d, \vartheta, t)
$$

$$
v_{gx} = v_g + \Delta_g
$$

$$
\Delta_m = \alpha_1(p(t) - P_0)
$$

$$
\Delta_g = \alpha_2(p(t) - P_0) + \alpha_3(v_g(t) - V_{g0}) + \alpha_4(v_d(t) - V_{d0})
$$
(1)

where  $\vartheta$  is the state variable accounting for thermal and trapping phenomena,  $P_0$  is the average dissipated power,  $p(t)$ is the instantaneous power, and  $V_{g,d0}$  the average values of the intrinsic voltages. The  $\alpha$ -parameters are constant quantities (i.e., bias independent) that describe the trapping and thermal phenomena by multiplying the dynamic deviation between the instantaneous quantity and its average value. It should be pointed out the simplified formulation compared to the one adopted for GaN devices in  $[7]$  [and](#page-9-6)  $[8]$ , but this is justified by the small impact dispersive effects have on this GaAs process.

#### <span id="page-3-1"></span>*C. Intrinsic Nonlinear Capacitances*

In this section, we describe the extraction of model parameters describing the QS displacement current, i.e.,  $i_{fixed,OS}$ , which is strictly related to the intrinsic nonlinear capacitances. We decided to use an LUT to build the QS bias-dependent capacitances by using the multibias *S*-parameter measurements at intrinsic planes (i.e., properly deembedded from the LPN extracted in Section  $II-A$ , in the same bias points of the measured dc *I*/*V*. After that, *S*-parameters are converted into *Y* parameters, approximated using the algorithm described in [\[24\],](#page-10-13) and, finally, used to retrieve the capacitance LUT matrix [\[6\]](#page-9-5)

<span id="page-3-5"></span>
$$
C(v_g, v_d, \vartheta) = \begin{pmatrix} C_{11}(v_g, v_d, \vartheta) & C_{12}(v_g, v_d, \vartheta) \\ C_{21}(v_g, v_d, \vartheta) & C_{22}(v_g, v_d, \vartheta) \end{pmatrix} (2)
$$

where the state variable  $\vartheta$  accounts for thermal and trapping phenomena. In the present case, due to the maturity of the investigated technology and the considered application, we assume the capacitances have a negligible dependence on the thermal and trap-occupation states.  $C_{xy}$  is calculated for

<span id="page-3-3"></span>

Fig. 4. Measured (symbols) and simulated (lines) imaginary part of intrinsic  $Y_{12}$  at fixed  $V_{d0} = 4$  V under (a) QS and (b) NQS operation.

each bias point  $(v_g, v_d)$  by using [\(3\)](#page-3-2):

<span id="page-3-2"></span>
$$
C_{xy} = \frac{1}{2} \cdot \left( \frac{\text{Im}(Y_{xy}^{\text{intr}}(v_g, v_d, f_1))}{2\pi f_1} + \frac{\text{Im}(Y_{xy}^{\text{intr}}(v_g, v_d, f_2))}{2\pi f_2} \right) (3)
$$

where  $f_1$  and  $f_2$  are two measured frequencies belonging to the QS region. Looking at Fig. [2,](#page-2-1) we selected  $f_1 = 10$  GHz and  $f_2 = 40$  GHz.

<span id="page-3-4"></span>After that, the measurement data have been extended with respect to the bias-voltage measured domain, coherently with the dc *I*/*V* data, to guarantee sound convergence properties. To this purpose, we used the extrapolation functions provided by ADS. Once the capacitances in the QS region are obtained, the related LUT can be implemented in the CAD environment together with the dc current-generator model, to obtain the complete QS model of the DUT. Fig.  $4(a)$  shows measured (symbols) and simulated (lines) imaginary part of the intrinsic *Y*<sup>12</sup> parameter at a drain bias of 4 V and for a gate bias from −2 (i.e., DUT pinched off) to 0.5 V at different frequencies. Once an accurate model of the nonlinear capacitances is obtained, it is possible, as discussed in Section [II-B,](#page-2-3) to extract the  $\alpha$ -parameters in [\(1\)](#page-3-4) describing the dispersive behavior of the device due to the presence of trapping and thermal effects. In particular, in the optimization process, we used the *Y* -parameters, at the intrinsic ports, in all the measured bias points (see Fig. [3\)](#page-2-2).

Focusing on the QS region [Fig.  $4(a)$ ], as expected, no significant variations between model predictions and measured data are visible at different frequencies. On the contrary, if we look at the NQS region [Fig.  $4(b)$ ], we notice that the measured data are quite different with respect to the QS model. This means that additional terms are required to obtain accurate predictions at such high frequencies, too. In Section [III,](#page-3-0) the proposed NQS formulation will be detailed.

## <span id="page-3-25"></span><span id="page-3-24"></span><span id="page-3-23"></span><span id="page-3-20"></span><span id="page-3-19"></span><span id="page-3-18"></span><span id="page-3-17"></span><span id="page-3-16"></span><span id="page-3-13"></span><span id="page-3-12"></span><span id="page-3-11"></span><span id="page-3-10"></span><span id="page-3-9"></span><span id="page-3-8"></span><span id="page-3-7"></span><span id="page-3-6"></span>III. NQS MODEL FORMULATION

<span id="page-3-22"></span><span id="page-3-21"></span><span id="page-3-15"></span><span id="page-3-14"></span><span id="page-3-0"></span>In this section, we detail the NQS model formulation, which is here presented for the first time and represents the main novelty of this paper. During these years, different excellent formulations (e.g., [\[27\],](#page-10-16) [\[28\],](#page-10-17) [\[29\],](#page-10-18) [\[30\],](#page-10-19) [\[31\],](#page-10-20) [\[32\],](#page-10-21) [\[33\],](#page-10-22) [\[34\],](#page-10-23) [\[35\],](#page-10-24) [\[36\],](#page-10-25) [\[37\],](#page-10-26) [\[38\],](#page-10-27) [\[39\],](#page-10-28) [\[40\]\)](#page-10-29) have been proposed for describing NQS effects, which, due to their intrinsic nonlinearity, represent the most critical and controversial part of the FET model and, for sure, the one that limits the achievable accuracy and the model effectiveness at very high operating frequencies. However, some *historical* contributions (e.g., [\[41\],](#page-10-30) [\[42\],](#page-10-31) [\[43\],](#page-10-32) [\[44\],](#page-10-33) [\[45\],](#page-10-34) [\[46\]\) p](#page-10-35)aved the way for modeling NQS effects.

The model structure we propose, and its CAD implementation, is inspired by the Daniel's model [\[44\], w](#page-10-33)hich is derived from [\[45\]](#page-10-34) and [\[46\].](#page-10-35)

In our description, we assume that, in the NQS region, it is not possible to describe the current related to free carriers as purely algebraic. So, considering the total charge  $q(t)$  as the sum of fixed  $q_{\text{disp}}$  and free  $q_{\text{cond}}$  charges, we can define at each port the conduction and displacement currents as

$$
i_{\text{free}}(v_g, v_d, \vartheta, t) = \frac{d\big[q_{\text{free,QS}}(v_g, v_d, \vartheta, t)\big]}{dt} + \frac{d\big[\tau_{\text{free}}(v_g, v_d) \cdot i_{\text{free}}(v_g, v_d, \vartheta, t)\big]}{dt} \\
= i_{\text{cond}}(v_g, v_d, \vartheta, t) + \frac{d\big[\tau_{\text{free}}(v_g, v_d) \cdot i_{\text{free}}(v_g, v_d, \vartheta, t)\big]}{dt} \tag{4}
$$

$$
i_{\text{fixed}}(v_g, v_d, \vartheta, t) = \frac{d\big[q_{\text{fixed},QS}(v_g, v_d, \vartheta, t)\big] + d\big(t}{dt}
$$
  
= 
$$
i_{\text{fixed},QS}(v_g, v_d) \cdot i_{\text{fixed}}(v_g, v_d, \vartheta, t)\big]
$$
  
= 
$$
i_{\text{fixed},QS}(v_g, v_d, \vartheta, t) + d\big[\tau_{\text{fixed}}(v_g, v_d) \cdot i_{\text{fixed}}(v_g, v_d, \vartheta, t)\big]
$$
  

$$
- \frac{d\big[\tau_{\text{fixed}}(v_g, v_d) \cdot i_{\text{fixed}}(v_g, v_d, \vartheta, t)\big]}{dt}.
$$
 (5)

In  $(4)$ , at the drain port, the first term of the summation represents the dynamic current–voltage device characteristics, including thermal and trapping phenomena described by the state variable  $\vartheta$ , whereas the second term accounts for the finite transit time  $\tau_{\text{free}}$  of the carriers along the channel, which becomes nonnegligible only under very high-frequency operation where NQS effects define the device behavior.

In  $(5)$ , the first term of the summation represents the QS displacement current deriving from the nonlinear capacitances described in Section  $II-C$ , whereas the second term accounts for the finite redistribution time  $\tau_{\text{fixed}}$  needed to the fixed charges to assume their equilibrium condition.

In other words, investigating NQS effects means to analyze the device behavior where the operating frequency is too high for neglecting the finite transit time of free carriers and the redistribution time of fixed charges. Both these times are interpretable as relaxion times related to the different types of charge.

Analyzing [\(4\),](#page-4-0) one could argue that, at the drain port, it represents the time domain transposition of the well-known "*internal time delay*" (i.e., *tau*) formulation used, as an example, in the Angelov's model  $[26]$ , which represents the model most used by foundries and, as a consequence, by designers. However, such analogy is only correct by a theoretical (simplistic) analysis of this term, whereas *by construction* the differences are well evident.

Let us consider the complex exponential function adopted in [\[26\]](#page-10-15)

<span id="page-4-4"></span>
$$
I_{\text{free}}(V_g, V_d, \Theta, \omega) = I_{\text{cond,QS}}(V_g, V_d, \Theta, \omega) e^{-j\omega \tau}
$$
  
= 
$$
I_{\text{cond,QS}}(V_g, V_d, \Theta, \omega) [\cos \omega t - j \sin \omega t].
$$
  
(6)

<span id="page-4-5"></span>

Fig. 5. Imaginary part of  $Y_{12}$  (dashed line) and  $Y_{21}$  (continuous line) at intrinsic plane of the DUT. Bias is  $V_{g0} = -0.5$  V,  $V_{d0} = 4$  V.

<span id="page-4-0"></span>When  $\omega \tau \rightarrow 0$ , it assumes the approximated form

<span id="page-4-2"></span>
$$
I_{\text{free}}(V_g, V_d, \Theta, \omega) \cong I_{\text{cond,QS}}(V_g, V_d, \Theta, \omega) [1 - j\omega\tau]
$$

$$
\cong \frac{I_{\text{cond,QS}}(V_g, V_d, \Theta, \omega)}{1 + j\omega\tau}.
$$
(7)

The same result can be obtained from  $(4)$  by applying the Fourier transform

<span id="page-4-3"></span><span id="page-4-1"></span>
$$
I_{\text{free}}(V_g, V_d, \Theta, \omega) = I_{\text{cond,QS}}(V_g, V_d, \Theta, \omega) +
$$
  
-  $j\omega\tau_{\text{free}}(v_g, v_d) \cdot I_{\text{free}}(V_g, V_d, \Theta, \omega)$  (8)

and solving for  $I_{\text{free}}(V_g, V_d, \Theta, \omega)$ . The main point is that the equivalence between  $(7)$  and  $(8)$ , i.e., the equivalence between the classical internal time delay formulation and  $(4)$ , is only valid when  $\omega \tau \rightarrow 0$ , and this is not the case at the frequencies where NQS effects play a major role. Thus, formulation  $(4)$ is definitely more general than  $(6)$ .

<span id="page-4-11"></span><span id="page-4-10"></span><span id="page-4-9"></span><span id="page-4-8"></span><span id="page-4-7"></span><span id="page-4-6"></span>A deeper insight can be achieved by reasoning on the two different implementations under small-signal operation [\[20\],](#page-10-9) [\[47\],](#page-10-36) [\[48\],](#page-10-37) [\[49\],](#page-10-38) [\[50\],](#page-10-39) [\[51\],](#page-10-40) [\[52\]. I](#page-10-41)ndeed, by multiplying the transconductance  $g_m$  by  $e^{-j\omega\tau}$  and considering the approximation  $\omega \tau \to 0$ , a transcapacitance term  $(C_m = g_m \tau)$ can be introduced, which improves the accuracy by taking into account the discrepancy existing between the imaginary parts of the  $Y_{12}$  and  $Y_{21}$  (intrinsic) parameters, as shown in Fig. [5,](#page-4-5) due to the innate nonreciprocity of the transistor in the ON-state [\[47\],](#page-10-36) [\[48\].](#page-10-37)

Such a discrepancy, in the formulation we propose, is correctly and fully accounted for by the capacitance matrix in  $(2)$ , whereas the second term of the summation in  $(4)$ allows accounting for deviations exclusively due to NQS effects. So, the proposed formulation completely separates the two different contributions (i.e., nonreciprocity of the device, which is a QS effect, and NQS effects), greatly simplifying the extraction procedure and increasing the model accuracy.

It is worth noting that the accurate modeling of the imaginary parts of the *Y* -parameters is not strictly necessary to correctly predict the transistor behavior under strong nonlinear operation (e.g., saturated output power operation); thus, a nonlinear model can show very accurate predictions under saturation operation and barely acceptable predictions in linear regime. This is the reason why foundries provide different models for small- and large-signal operations. Angelov's model represents an excellent compromise (probably the best one for a *general-purpose* model) between computational efficiency and prediction capability, so it is not surprising its wide adoption for power amplifier design. However, when a highly linear amplifier has to be designed, it can be necessary to adopt a *dedicated* model that shows excellent prediction capability from small signals up to 1-dB power gain compression. This is the case study we investigate in the present paper, i.e., a specific application where the accuracy of general-purpose models is not adequate.

In particular, we apply the proposed formulation to the design of highly linear amplifiers, where the transistors are biased under class A and the signal excursion prevents forward and reverse conduction of the Schottky junction. As a consequence, we will neglect the gate current related to free carriers, i.e., *i*free is only evaluated at the drain port. Moreover, due to the slight dependence of nonlinear capacitances [\(2\)](#page-3-5) on trapping and thermal effects, for the considered technology, we neglect here the dependence of  $i_{\text{fixed}}$  on the thermal and trapping states. Finally, concerning the time delays, i.e.,  $\tau_{\text{free}}^d(v_g, v_d)$ ,  $\tau_{\text{fixed}}^g(v_g, v_d)$ ,  $\tau_{\text{fixed}}^d(v_g, v_d)$  we found sufficiently accurate second-order polynomial descriptions

<span id="page-5-1"></span>
$$
\tau_{\text{free,fixed}}^{g,d}(v_g, v_d) = \tau_0 + \tau_g \cdot (v_g) + \tau_d \cdot (v_d) + + \tau_{gd} \cdot (v_g) \cdot (v_d) + \tau_{g2} \cdot (v_g^2) + \tau_{d2} \cdot (v_d^2)
$$
\n(9)

where the  $\tau$ -parameters are constant quantities (i.e., bias independent) that describe the NQS effects. These parameters have been identified by minimizing the discrepancies between measured and simulated *Y* -parameters, at the intrinsic planes and in all the measured bias conditions, considering the frequency range where NQS effects play a major role, i.e., from 60 to 110 GHz.

It should be pointed out that the proposed description, being based on the charge redistribution and transport phenomena, is technology independent. However, we expect that less-mature technologies, e.g., mm-wave GaN-on-SiC HEMTs, may require higher order terms in the polynomial approximation [\(9\).](#page-5-1)

## IV. MODEL VALIDATION AT TRANSISTOR LEVEL

<span id="page-5-0"></span>The NQS large-signal model of the  $0.1$ - $\mu$ m GaAs pHEMT with  $200-\mu$ m periphery has been first validated at transistor level. The validation consists of two steps: the first one involves only the current generator and enables the evaluation of the accuracy of the model in predicting the resistive nonlinear behavior of the DUT. The second step is related to the complete model, both under QS and NQS regime. For each step, the simulation results obtained with the foundry model will be reported as well for comparison.

## *A. Current-Generator Model Validation*

To validate the current generator model accuracy, we performed LF large-signal measurements under class-A operation for the nominal bias of  $V_{d0} = 4$  V and  $I_{d0} = 50$  mA, from small signals up to mildly nonlinear conditions. The selected LF is 2 MHz, that ensures dispersion phenomena are gathered,

<span id="page-5-2"></span>

Fig. 6. Measured (circled lines) and simulated (lines) (a) and (c) mildly large-signal and (b) and (d) small-signal load lines. (e) and (f) Output power versus drain efficiency for the two loading conditions  $Z_1$  and  $Z_2$ , at different input power levels. Frequency is 2 MHz, bias is  $V_{d0} = 4$  V,  $I_{d0} = 50$  mA.  $Z_1 = 44 + j1.5 \Omega$ ,  $Z_2 = 25 + j0.2 \Omega$ .

<span id="page-5-4"></span><span id="page-5-3"></span>being above their LF cut-off in accordance with the adopted formulation [\[7\]. W](#page-9-6)e carried out measurements for two different loading condition  $(Z_1 \text{ and } Z_2)$  [\[53\],](#page-10-42) [\[54\]](#page-10-43) increasing the input power level to evaluate model performance from linear to mildly nonlinear operations. Since the frequency is 2 MHz, all the reactive effects can be considered negligible, that means only the current generator is excited and the loads are imposed at such a reference plane [\[55\].](#page-10-44)

<span id="page-5-5"></span>Fig. [6](#page-5-2) shows the comparison between measurements and simulations performed with the proposed model. As can be seen, the model shows good accuracy in predicting the measured load lines and performance (output power and drain efficiency) under both small- and large-signal operation, assessing the high accuracy of the developed current-generator model. The foundry model predictions are also shown in Fig.  $6(c)$  and [\(d\).](#page-5-2) Although they reach a good level of accuracy as well, for the mildly large-signal conditions some deviations occur. As a consequence, one can expect nonoptimal prediction capability of the foundry model at power levels around and above the power-gain 1-dB compression point.

#### *B. NQS Model Validation*

The proposed NQS model has been validated also by using the *S*-parameter measurements under different bias conditions from 2 to 110 GHz to test both QS and NQS operations. Fig. [7](#page-6-1) shows the comparison between measured and simulated *S*-parameters for two different biases corresponding to class B and class A. Predictions are shown for both the proposed NQS model and the foundry one. As can be seen, both models deliver a good level of accuracy for both biases. Notwithstanding, the proposed NQS model shows visible improvements in both conditions, confirming that the introduction of a specific formulation dedicated to predicting the NQS behavior is a winning strategy that guarantees a higher level of accuracy for

VADALÀ et al.: ON THE EXTRACTION OF ACCURATE NQS TRANSISTOR MODELS FOR E-BAND AMPLIFIER DESIGN 7

<span id="page-6-1"></span>

Fig. 7. *S*-parameter measurements (circled lines), NQS model predictions (lines), and foundry model predictions (dashed lines) at (a)  $V_{g0} = -1$  V,  $V_{d0} = 4$  V and (b)  $V_{g0} = -0.4$  V,  $V_{d0} = 3$  V. Frequency is swept from 2 to 110 GHz.

TABLE II EVALUATION SCENARIOS

<span id="page-6-4"></span>

Scenario	Gate Bias	Drain Bias	frequency
$\mathcal{A}$	$-1.5 V \div 0 V$	$1 V \div 4.5 V$	$66 \text{ GHz} \div 84 \text{ GHz}$
R	$-1.5 V \div 0 V$	$1 V \div 4.5 V$	$2 GHz \div 10 GHz$
C	$-1.5 V \div 0 V$	4 V	73 GHz
D	-04 V	$1 V \div 4.5 V$	73 GHz

PA design. It is also of interest how the proposed formulation shows a better prediction capability under LF operation, see *S*<sup>21</sup> and *S*<sup>22</sup> prediction in the LF region. This confirms the effectiveness of the adopted dispersion formulation [\(1\).](#page-3-4) One might argue that such a frequency range is not of interest for *E*-band design, but this is not correct since it is of great interest to designers during the stability analysis. In fact, these are the frequencies where the device shows very high gain and is more prone to oscillate.

To evaluate the model accuracy in predicting the *S*-parameters at different biases and frequency ranges, we used the cartesian difference between two *S*-parameter matrices (i.e., the measured and simulated ones) as a metric. For its calculation, we adopted the "*amodelb\_snp()*" function available in Keysight ADS  $[14]$ , defined as in  $(10)$ , by exploiting multibias *S*-parameter data:

<span id="page-6-2"></span>
$$
e(V_{g0}, V_{d0}, f) = \sum_{\substack{x=1,2 \ y=1,2}} \Big( \big[ \text{Re}(S_{x,y}^{\text{mis}}) - \text{Re}(S_{x,y}^{\text{sim}}) \big]^2 + \\ + \big[ \text{Im}(S_{x,y}^{\text{mis}}) - \text{Im}(S_{x,y}^{\text{sim}}) \big]^2 \Big). \tag{10}
$$

In this way, we have a quick understanding of the performance of the models both over the whole measured bias grid and for specific biases or frequency range. Fig. [8](#page-6-3) shows the accuracy of the model computed in the four scenarios summarized in Table [II.](#page-6-4)

Fig.  $8(a)$  and [\(b\)](#page-6-3) shows the sum of errors obtained for all the selected biases in the two ranges of frequencies.

<span id="page-6-3"></span>

Fig. 8. Cartesian difference between measured and simulated *S*-parameter matrices with the foundry (crosses), QS (triangles), and NQS (circles) models for the scenarios (a) A, (b) B, (c) C, and (d) D as reported in Table [II.](#page-6-4)

Fig.  $8(c)$  shows the errors at a fixed frequency and drain bias (i.e., 73 GHz and 4 V, respectively), over gate biases. Finally, Fig. [8\(d\)](#page-6-3) shows the errors at a fixed frequency and gate bias (i.e., 73 GHz and −0.4 V, respectively) over drain biases. In each scenario, the errors are normalized to the maximum value assumed by  $(10)$  for the considered bias and frequency range. As can be seen, both the models show good prediction capabilities, nevertheless, the proposed NQS model performs better compared to the foundry model for all scenarios. This is reasonable since, by definition, the proposed NQS model is exact under QS operation within the whole multibias *S*-parameter measured grid and is customized under NQS operation. The QS model shows similar performance to the NQS one in the LF range whereas, as expected, is worse in the region where NQS effects play a major role.

The comparison reported in scenarios C and D suggest an additional interesting consideration. It is well evident that the foundry model obtains accurate predictions, comparable to the ones of the proposed description, only in a limited range of gate and drain voltages, that encompasses the conditions close to the device nominal bias voltages.

## V. MMIC DESIGN

<span id="page-6-0"></span>The developed NQS model was used by SIAE designers to design and realize a family of monolithic microwave integrated circuit (MMICs) with the aim of having complete system-inpackage (SIP, Fig. [9\)](#page-7-0) transmitter and receiver.

Model accuracy evaluation is here reported limited to those MMICs for which linearity is of major importance. These circuits are briefly described below. Device specifications come from system analysis and are shown in Table [III.](#page-7-1) MMICs were fabricated with a commercially available  $0.1-\mu m$  GaAs pHEMT process as reported in Section [II.](#page-1-0)

## *A. Variable Gain Amplifier*

An *E*-band variable gain amplifier (VGA) (Fig. [10\)](#page-7-2) was designed to cover the lower band (71–76 GHz). This VGA provides a precise continuous gain control over 30 dB dynamic range up to a maximum gain of 28 dB. From a budget analysis, taking into account that the project is also focused on





Fig. 9. Photographs of (a) SIP RX and (b) SIP TX.

<span id="page-7-1"></span>TABLE III DEVICE SPECIFICATIONS FROM SYSTEM ANALYSIS

<i>MMIC</i>	Gain (dB)	Output P1dB(dBm)
VGA	28	19
LNA	21	18

minimizing chip size and power consumption, it is possible to obtain the needed gain using five stages. The required output power at 1-dB power gain compression (P1dB) is 19 dBm across the entire frequency band. To meet this specification, a 4  $\times$  50- $\mu$ m cell was selected for the output stage. Based on load–pull simulations carried out with the developed NQS model, at 76 GHz, this cell can provide about 7 dB gain and 20 dBm P1dB when biased at  $V_{d0} = 4$  V and  $I_{d0} = 50$  mA. This choice is the result of a trade-off between gain and P1dB, considering that the output stage is a combination of three cells that in theory should deliver 24.8 dBm on the optimum load. The output matching network, which also includes a directional coupler for power detection, has significant losses that need to be taken into account when evaluating margin of P1dB. Moreover, we must consider that the driver stages contribute to the final compression point. This effect was reduced with a proper scaling of the driver stages that consist of two parallel cells.

The gain control is managed by varying the gate voltage of all stages. In order to maximize the linearity over the whole dynamic range, a specific procedure of biasing is applied. The five stages have been grouped into two blocks with separated bias. The first block comprises the first three stages, whereas the second the last two ones. Gain range is achieved by initially using the whole dynamic range of the first block and, after that, the range of the second one. Furthermore, each stage has

<span id="page-7-0"></span>8 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES

<span id="page-7-2"></span>

Fig. 10. Photograph of the MMIC VGA, chip size is  $3.3 \times 1.4$  mm<sup>2</sup>.

<span id="page-7-3"></span>

Fig. 11. Photograph of the MMIC LNA, chip size is  $4.0 \times 1.4$  mm<sup>2</sup>.

<span id="page-7-4"></span>

Fig. 12. Measurement setup used for the characterization of the amplifiers.

been designed considering also its linearity performance over dynamic range.

#### *B. Medium-Power Low Noise Amplifier*

A medium power low noise amplifier (LNA, Fig. [11\)](#page-7-3) was designed for lower *E*-band (71–76 GHz). Linearity is of major importance for receivers used in P2P telecom systems since they must be able to manage complex modulated high dynamic range input signals. This arises a request for nonlinear transistor models that can assure very accurate prediction for both linear and weakly nonlinear behavior (i.e., up to P1dB). On the contrary, noise figure specifications are not really tight and we observed excellent prediction capability also using the foundry model.

From a budget analysis, the requested gain of 21 dB can be achieved using five stages. Output P1dB specification is 18 dBm from 71 to 76 GHz. Based on load–pull analysis, the output cell selected was a  $4 \times 50 \ \mu m$  that is a trade-off between gain and output power. In fact, this cell can provide about 7.5 dB gain and 17.5 dBm P1dB at 76 GHz; transistor is biased to draw 36 mA whereas drain voltage is 3 V and is fixed by the system where this amplifier will be used. A parallel of two cells was used for the output stage that can deliver a maximum power of 20.5 dBm on the optimum load.

VADALÀ et al.: ON THE EXTRACTION OF ACCURATE NQS TRANSISTOR MODELS FOR E-BAND AMPLIFIER DESIGN 9

<span id="page-8-1"></span>

Fig. 13. Small-signal measurements (circled lines) performed on the *E*-band VGA at  $V_{d0} = 3.3$  V,  $I_{d0} = 375$  mA. Simulations with the proposed model (continuous lines) and foundry model (dots) are also reported. The gray region highlights the amplifier bandwidth.

<span id="page-8-2"></span>

Fig. 14. Small-signal measurements (circled lines) performed on the *E*-band small-signal LNA at  $V_{d0} = 3$  V,  $I_{d0} = 180$  mA. Simulations with the proposed model (continuous lines) and foundry model (dots) are also reported. The gray region highlights the amplifier bandwidth.

This margin on P1dB is required to take into account output matching network losses; moreover, a quasioptimal load was selected in order to maximize yield instead of power. Interstage networks were designed not only to match transistor input and output but also to equalize amplifier negative gradient gain over frequency using a positive gain slope passive network.

Due to reticle constrain related to multiproject wafer, the chip size is  $4.0 \times 1.4$  mm<sup>2</sup> that will be reduced in production to  $2.3 \times 1.0 \text{ mm}^2$ .

For the designs presented above, all the passive matching networks have been simulated with a 3-D electromagnetic (EM) CAD tool in order to evaluate coupling effects between the different structures. S-probe simulations were carried out with the worst operating condition in terms of temperature and process parameters in order to ensure stability.

#### VI. VALIDATION AT CIRCUIT LEVEL

<span id="page-8-0"></span>To assess the prediction capabilities of the proposed formulation, the model was finally validated by comparing its prediction capabilities against measurements on the two designed amplifiers, described in Section [V.](#page-6-0) *S*-parameters and 1-dB power gain compression measurements were carried out on different samples of each prototype of the PAs in the corresponding frequency bandwidth: 1) VGA, from 71 to 76 GHz and 2) LNA, from 71 to 76 GHz.

The setup used to perform the measurements on the amplifiers is reported in Fig. [12.](#page-7-4) *S*-parameter test bench includes a four port VNA with its frequency extension modules to operate at *E*-band. Input and output MMIC RF ports are connected to test instruments using  $150-\mu m$  probes with WR12 waveguide interfaces. All measurements have been carried out using an automatic probe station to ensure a very high position accuracy and repeatability of the tests. Thru reflect line (TRL) calkit realized on the same substrate used for amplifiers has been exploited to calibrate the test bench. Large-signal measurements have been performed using the same test bench, adding a buffer amplifier at DUT input to ensure that MMIC is properly driven up to P1dB.

Figs. [13](#page-8-1) and [14](#page-8-2) show the comparison between model predictions and measurements for *S*-parameter characterization carried out on the VGA and the LNA, respectively, in the frequency range from 65 to 80 GHz, which includes the operating bandwidth of both amplifiers (i.e., from 71 to 76 GHz). In these figures, we report the *S*-parameters simulated by using the proposed NQS model (black lines) and the foundry model (blue dots). As can be seen, for both the amplifiers, the two models show good predictions, even if the proposed NQS model shows enhanced accuracy in reproducing the *S*-parameters, as expected.

The prediction capability of the models is also verified under weakly nonlinear operation by comparing their predictions for the 1-dB power gain compression point measured at different frequencies on the available prototypes. The results are reported in Fig. [15](#page-9-11) for the VGA and in Fig. [16](#page-9-12) for the LNA. In the same figures, we report the comparisons under linear operation. In fact, in order to be successfully exploited in the design phase, a model must show good

<span id="page-9-11"></span>

Fig. 15. Measured (circled lines) output power under (a) linear operation,  $P_{\text{av}} = -30$  dBm, and (b) at 1-dB power gain compression point for the *E*-band VGA at  $V_{d0} = 3.3$  V,  $I_{d0} = 375$  mA. Simulations with the proposed model (continuous lines) and foundry model (dotted line) are also reported.

<span id="page-9-12"></span>

Fig. 16. Measured (circled lines) output power under (a) linear operation,  $P_{\text{av}} = -27$  dBm, and (b) at 1-dB power gain compression point for the LNA at  $V_{d0} = 3$  V,  $I_{d0} = 180$  mA. Simulations with the proposed model (continuous lines) and foundry model (dotted line) are also reported.

predictions under both linear and nonlinear operations. Model inaccuracies under linear regime imply incorrect estimation of fundamental quantities like linear gain, input and output matching, and stability parameters, which can directly cause the design failure. On the other side, model inaccuracies under nonlinear operation determine flawed performance predictions under realistic device operation. In order to avoid such a kind of issues, the foundries typically provides two different instances of the model working, respectively, under linear and nonlinear regimes. However, as it is easy to imagine, the management of two models in the design phase is not a simple task and is a harbinger of problems. As demonstrated by

Figs. [15](#page-9-11) and [16,](#page-9-12) the proposed modeling technique solves this issue.

In both figures, it is well evident the superior prediction capability of the proposed approach with respect to the foundry model under linear regime. Moreover, under mildly nonlinear operation, the accuracy improvement is clearly evident in Fig.  $16(b)$ , whereas in Fig.  $15(b)$ , the two models show comparable accuracy. However, also in this case, the shape, in the analyzed frequency range, of the VGA behavior is better reproduced by the new formulation.

## VII. CONCLUSION

<span id="page-9-10"></span>This article presents an original formulation for the nonlinear modeling of microwave transistor behavior in presence of NQS effects together with the adopted extraction procedure. The proposed formulation, which finds its roots into the physical phenomena governing the transistor NQS behavior, improves the accuracy of the model with respect to the one available in the foundry PDK and was successfully adopted to design two amplifiers working at the frequency limit of the adopted GaAs process. The model has been extensively validated both at transistor and circuit levels and compared with the foundry model. We definitely assess the benefits of the proposed approach, which, at circuit level, drastically reduces the important discrepancies (up to 4 dB) on the output power shown by the foundry model under linear operation and slightly improves the output power prediction capability at 1-dB power gain compression point.

#### **REFERENCES**

- <span id="page-9-0"></span>[\[1\] W](#page-0-0). Hong et al., "The role of millimeter-wave technologies in 5G/6G wireless communications," *IEEE J. Microw.*, vol. 1, no. 1, pp. 101–122, Jan. 2021.
- <span id="page-9-1"></span>[\[2\] E](#page-0-1). Camargo, J. Schellenberg, L. Bui, and N. Estella, "Power GaAs MMICs for E-band communications applications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Tampa, FL, USA, Jun. 2014, pp. 1–4.
- <span id="page-9-2"></span>[\[3\] A](#page-0-2). Bessemoulin, J. Tarazi, M. Rodriguez, M. G. McCulloch, A. E. Parker, and S. J. Mahon, "Reduced-size E-band GaAs power amplifier MMIC," in *Proc. 10th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Paris, France, Sep. 2015, pp. 25–28.
- <span id="page-9-3"></span>[\[4\] H](#page-0-3).-C. Lin and G. M. Rebeiz, "A 70–80-GHz SiGe amplifier with peak output power of 27.3 dBm," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 7, pp. 2039–2049, Jul. 2016.
- <span id="page-9-4"></span>[\[5\] E](#page-0-4). Ture, S. Leone, P. Brückner, R. Quay, and O. Ambacher, "High-power (>2 W) E-band PA MMIC based on high efficiency GaN-HEMTs with optimized buffer," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Boston, MA, USA, Jun. 2019, pp. 1407–1410.
- <span id="page-9-5"></span>[\[6\] V](#page-0-5). Vadalà et al., "Advanced modelling techniques enabling E-band power amplifier design for 5G backhauling," in *Proc. 15th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Utrecht, The Netherlands, Jan. 2021, pp. 161–164.
- <span id="page-9-6"></span>[\[7\] A](#page-0-6). Raffo et al., "Nonlinear dispersive modeling of electron devices oriented to GaN power amplifier design," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 4, pp. 710–718, Apr. 2010.
- <span id="page-9-7"></span>[\[8\] O](#page-0-7). Jardel et al., "An electrothermal model for AlGaN/GaN power HEMTs including trapping effects to improve large-signal simulation results on high VSWR," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 12, pp. 2660–2669, Dec. 2007.
- <span id="page-9-8"></span>[\[9\] P](#page-0-8). Roblin, D. E. Root, J. Verspecht, Y. Ko, and J. P. Teyssier, "New trends for the nonlinear measurement and modeling of high-power RF transistors and amplifiers with memory effects," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 6, pp. 1964–1978, Jun. 2012.
- <span id="page-9-9"></span>[\[10\]](#page-0-9) J. L. Gomes, L. C. Nunes, C. F. Goncalves, and J. C. Pedro, "An accurate characterization of capture time constants in GaN HEMTs," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 7, pp. 2465–2474, Jul. 2019.
- <span id="page-10-0"></span>[\[11\]](#page-0-10) J. L. Gomes et al., "The impact of long-term memory effects on the linearizability of GaN HEMT-based power amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 70, no. 2, pp. 1377–1390, Feb. 2022.
- <span id="page-10-1"></span>[\[12\]](#page-0-11) J. Horn, D. E. Root, and G. Simpson, "GaN device modeling with Xparameters," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Monterey, CA, USA, Oct. 2010, pp. 1–4.
- <span id="page-10-2"></span>[\[13\]](#page-0-12) J. Cai, J. B. King, A. Zhu, J. C. Pedro, and T. J. Brazil, "Nonlinear behavioral modeling dependent on load reflection coefficient magnitude," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 5, pp. 1518–1529, May 2015.
- <span id="page-10-3"></span>[\[14\]](#page-0-13) B. Liu, J. Guo, X. Tang, G. Crupi, and J. Cai, "Threshold optimized CSWPL behavioral model for RF power transistors based on particle swarm algorithm," *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 5, pp. 531–534, May 2023.
- <span id="page-10-4"></span>[\[15\]](#page-0-14) G. Avolio, A. Raffo, M. Marchetti, G. Bosi, V. Vadalà, and G. Vannini, "GaN FET load-pull data in circuit simulators: A comparative study," in *Proc. 14th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Paris, France, Sep. 2019, pp. 80–83.
- <span id="page-10-5"></span>[\[16\]](#page-0-15) E. M. Azad, J. J. Bell, R. Quaglia, J. J. M. Rubio, and P. J. Tasker, "New formulation of cardiff behavioral model including DC bias voltage dependence," *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 6, pp. 607–610, Jun. 2022.
- <span id="page-10-6"></span>[\[17\]](#page-0-16) *Keysight PNA-X*. Accessed: Mar. 26, 2024. [Online]. Available: https://www.keysight.com/us/en/product/N5247B/pna-x-microwavenetwork-analyzer-900-hz-10-mhz-67-ghz.html
- <span id="page-10-7"></span>[\[18\]](#page-0-17) *Anteverta MT2000*. Accessed: Mar. 26, 2024. [Online]. Available: https://maurymw.com/applications/wideband-modulated-load-pull/
- <span id="page-10-8"></span>[\[19\]](#page-1-3) G. Crupi and D. Schreurs, *Microwave De-Embedding: From Theory to Applications*. New York, NY, USA: Academic, 2013.
- <span id="page-10-9"></span>[\[20\]](#page-1-4) A. Raffo, A. Santarelli, P. A. Traverso, G. Vannini, and F. Filicori, "Electron device model parameter identification through large-signalpredictive small-signal-based error functions," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 10, pp. 1997–2005, Oct. 2007.
- <span id="page-10-10"></span>[\[21\]](#page-1-5) A. Jarndal, G. Crupi, A. Raffo, V. Vadalà, and G. Vannini, "An improved transistor modeling methodology exploiting the quasi-static approximation," *IEEE J. Electron Devices Soc.*, vol. 9, pp. 378–386, 2021.
- <span id="page-10-11"></span>[\[22\]](#page-2-4) G. Crupi et al., "High-frequency extraction of the extrinsic capacitances for GaN HEMT technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 21, no. 8, pp. 445–447, Aug. 2011.
- <span id="page-10-12"></span>[\[23\]](#page-2-5) G. Crupi, A. Caddemi, D. M. M.-P. Schreurs, and G. Dambrine, "The large world of FET small-signal equivalent circuits (invited paper)," *Int. J. RF Microw. Comput.-Aided Eng.*, vol. 26, no. 9, pp. 749–762, Nov. 2016.
- <span id="page-10-13"></span>[\[24\]](#page-2-6) A. Santarelli et al., "Accurate modelling of electron device I/V characteristics through a simplified large-signal measurement setup," *Int. J. Microw. Opt. Technol.*, vol. 3, no. 1, pp. 165–174, Jul. 2008.
- <span id="page-10-14"></span>[\[25\]](#page-2-7) A. Raffo, A. Santarelli, P. A. Traverso, M. Pagani, G. Vannini, and F. Filicori, "Accurate modeling of electron device I/V characteristics through a simplified large-signal measurement setup," *Int. J. RF Microw. Comput.-Aided Eng.*, vol. 15, no. 5, pp. 441–452, Sep. 2005.
- <span id="page-10-15"></span>[\[26\]](#page-2-8) *Nonlinear Devices, Keysight ADS*. Agilent Technol., Palo Alto, CA, USA, 2003.
- <span id="page-10-16"></span>[\[27\]](#page-3-6) S. M. Homayouni, D. M. M.-P. Schreurs, G. Crupi, and B. K. J. C. Nauwelaers, "Technology-independent non-quasi-static table-based nonlinear model generation," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 12, pp. 2845–2852, Dec. 2009.
- <span id="page-10-17"></span>[\[28\]](#page-3-7) Y. Long, Y.-X. Guo, and Z. Zhong, "A 3-D table-based method for nonquasi-static microwave FET devices modeling," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 10, pp. 3088–3095, Oct. 2012.
- <span id="page-10-18"></span>[\[29\]](#page-3-8) A. Santarelli et al., "Nonquasi-static large-signal model of GaN FETs through an equivalent voltage approach," *Int. J. RF Microw. Comput.- Aided Eng.*, vol. 18, no. 6, pp. 507–516, Nov. 2008.
- <span id="page-10-19"></span>[\[30\]](#page-3-9) A. Santarelli, V. Di Giacomo, A. Raffo, P. A. Traverso, G. Vannini, and F. Filicori, "A nonquasi-static empirical model of electron devices," *IEEE Trans. Microw. Theory Techn.*, vol. 54, no. 12, pp. 4021–4031, Dec. 2006.
- <span id="page-10-20"></span>[\[31\]](#page-3-10) M. Fernandez-Barciela et al., "A simplified broad-band large-signal nonquasi-static table-based FET model," *IEEE Trans. Microw. Theory Techn.*, vol. 48, no. 3, pp. 395–405, Mar. 2000.
- <span id="page-10-21"></span>[\[32\]](#page-3-11) A. Orzati et al., "A 110-GHz large-signal lookup-table model for InP HEMTs including impact ionization effects," *IEEE Trans. Microw. Theory Techn.*, vol. 51, no. 2, pp. 468–474, Feb. 2003.
- <span id="page-10-22"></span>[\[33\]](#page-3-12) T. M. Martin-Guerrero, A. Santarelli, and C. Camacho-Penalosa, "Experimental research into non-quasi-static phenomena in monolithic pHEMT devices," in *Proc. Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Rome, Italy, Sep. 2009, pp. 447–450.
- <span id="page-10-23"></span>[\[34\]](#page-3-13) J. Cai, J. B. King, C. Yu, S. Chen, Q. Xie, and L. Sun, "A combined broadband model for GaN HEMTs in admittance domain based on canonical piecewise linear functions," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 12, pp. 5042–5054, Dec. 2020.
- <span id="page-10-24"></span>[\[35\]](#page-3-14) G. Crupi et al., "Combined empirical and look-up table approach for non-quasi-static modelling of GaN HEMTs," in *Proc. 9th Int. Conf. Telecommun. Modern Satell., Cable, Broadcast. Services*, Oct. 2009, pp. 40–43.
- <span id="page-10-25"></span>[\[36\]](#page-3-15) F. Pasadas and D. Jiménez, "Non-Quasi-Static effects in graphene fieldeffect transistors under high-frequency operation," *IEEE Trans. Electron Devices*, vol. 67, no. 5, pp. 2188–2196, May 2020.
- <span id="page-10-26"></span>[\[37\]](#page-3-16) B. J. Touchaei and M. Shalchian, "Non-quasi-static intrinsic GaN-HEMT model," *IEEE Trans. Electron Devices*, vol. 69, no. 12, pp. 6594–6601, Dec. 2022.
- <span id="page-10-27"></span>[\[38\]](#page-3-17) B. Lu, Z. Lv, H. Lu, and Y. Cui, "A non-quasi-static model for tunneling FETs based on the relaxation time approximation," *IEEE Electron Device Lett.*, vol. 40, no. 12, pp. 1996–1999, Dec. 2019.
- <span id="page-10-28"></span>[\[39\]](#page-3-18) L. Zhu, Q. Zhang, K. Liu, Y. Ma, B. Peng, and S. Yan, "A novel dynamic neuro-space mapping approach for nonlinear microwave device modeling," *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 2, pp. 131–133, Feb. 2016.
- <span id="page-10-29"></span>[\[40\]](#page-3-19) I. Angelov et al., "Large-signal modelling and comparison of AlGaN/GaN HEMTs and SiC MESFETs," in *Proc. Asia–Pacific Microw. Conf.*, Paris, France, Dec. 2006, pp. 309–312.
- <span id="page-10-30"></span>[\[41\]](#page-3-20) D. E. Root and B. Hughes, "Principles of nonlinear active device modeling for circuit simulation," in *Proc. 32nd ARFTG Conf. Dig.*, Tempe, AZ, USA, Dec. 1988, pp. 1–24.
- <span id="page-10-31"></span>[\[42\]](#page-3-21) F. Filicori, G. Vannini, and V. A. Monaco, "A nonlinear integral model of electron devices for HB circuit analysis," *IEEE Trans. Microw. Theory Techn.*, vol. 40, no. 7, pp. 1456–1465, Jul. 1992.
- <span id="page-10-32"></span>[\[43\]](#page-3-22) D. E. Root, "Analysis and exact solutions of relaxation-time differential equations describing non quasi-static large signal FET models," in *Proc. 24th Eur. Microw. Conf.*, Cannes, France, Oct. 1994, pp. 854–859.
- <span id="page-10-33"></span>[\[44\]](#page-3-23) R. R. Daniels, A. T. Yang, and J. P. Harrang, "A universal large/small signal 3-terminal FET model using a nonquasistatic chargebased approach," *IEEE Trans. Electron Devices*, vol. 40, no. 10, pp. 1723–1729, Oct. 1993.
- <span id="page-10-34"></span>[\[45\]](#page-3-24) K.-W. Chai and J. J. Paulos, "Unified nonquasi-static modeling of the long-channel four-terminal MOSFET for large- and small-signal analyses," *IEEE Trans. Electron Devices*, vol. 36, no. 11, pp. 2513–2520, Nov. 1989.
- <span id="page-10-35"></span>[\[46\]](#page-3-25) P. Roblin, S. C. Kang, and W.-R. Liou, "Improved small-signal equivalent circuit model and large-signal state equations for the MOS-FET/MODFET wave equation," *IEEE Trans. Electron Devices*, vol. 38, no. 8, pp. 1706–1718, Aug. 1991.
- <span id="page-10-36"></span>[\[47\]](#page-4-6) G. Crupi, A. Caddemi, D. Schreurs, M. Homayouni, I. Angelov, and B. Parvais, "Analysis of quasi-static assumption in nonlinear FinFET model," in *Proc. 17th Int. Conf. Microw., Radar Wireless Commun. (MIKON)*, Wroclaw, Poland, May 2008, pp. 1–4.
- <span id="page-10-37"></span>[\[48\]](#page-4-7) J. L. Gomes, F. M. Barradas, L. C. Nunes, and J. C. Pedro, "On the energy nonconservation in the FET's equivalent circuit capacitance model," *IEEE Trans. Electron Devices*, vol. 70, no. 9, pp. 4808–4814, Sep. 2023, doi: [10.1109/TED.2023.3296712.](http://dx.doi.org/10.1109/TED.2023.3296712)
- <span id="page-10-38"></span>[\[49\]](#page-4-8) C. Liechti, E. Gowen, and J. Cohen, "GaAs microwave Schottky-gate FET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Philadelphia, PA, USA, Jan. 1972, pp. 158–159.
- <span id="page-10-39"></span>[\[50\]](#page-4-9) G. Crupi, D. M. M.-P. Schreurs, A. Caddemi, A. Raffo, and G. Vannini, "Investigation on the non-quasi-static effect implementation for millimeter-wave FET models," *Int. J. RF Microw. Comput.-Aided Eng.*, vol. 20, no. 1, pp. 87–93, Jan. 2010.
- <span id="page-10-40"></span>[\[51\]](#page-4-10) G. Crupi, D. M. M.-P. Schreurs, A. Raffo, A. Caddemi, and G. Vannini, "A new millimeter-wave small-signal modeling approach for pHEMTs accounting for the output conductance time delay," *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 4, pp. 741–746, Apr. 2008.
- <span id="page-10-41"></span>[\[52\]](#page-4-11) A. Jarndal and G. Kompa, "An accurate small-signal model for AlGaN-GaNHEMT suitable for scalable large-signal model construction," *IEEE Microw. Wireless Compon. Lett.*, vol. 16, no. 6, pp. 333–335, Jun. 2006.
- <span id="page-10-42"></span>[\[53\]](#page-5-3) A. Raffo, S. D. Falco, V. Vadalà, and G. Vannini, "Characterization of GaN HEMT low-frequency dispersion through a multiharmonic measurement system," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 9, pp. 2490–2496, Sep. 2010.
- <span id="page-10-43"></span>[\[54\]](#page-5-4) V. Vadalà, A. Raffo, S. Di Falco, G. Bosi, A. Nalli, and G. Vannini, "A load–pull characterization technique accounting for harmonic tuning," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 7, pp. 2695–2704, Jul. 2013.
- <span id="page-10-44"></span>[\[55\]](#page-5-5) G. Bosi, A. Raffo, F. Trevisan, V. Vadalà, G. Crupi, and G. Vannini, "Nonlinear-embedding design methodology oriented to LDMOS power amplifiers," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8764–8774, Oct. 2018.



Valeria Vadalà (Member, IEEE) was born in Reggio Calabria, Italy, in 1982. She received the M.S. degree (cum laude) in electronic engineering from the Mediterranea University of Reggio Calabria, Reggio Calabria, in 2006, and the Ph.D. degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2010.

From 2010 to 2021, she was a Research Assistant with the Department of Engineering, University of Ferrara. In 2013, she was a Visiting Fellow at the Telecommunication and Microwave Laboratory

(TELEMIC) KU Leuven, Leuven, Belgium. She is currently an Assistant Professor of electronic instrumentation and measurement at the Department of Physics, University of Milano-Bicocca, Milan, Italy. Her current research interests include nonlinear electron-device characterization and modeling and circuit-design techniques for nonlinear microwave and millimeter wave applications.

Dr. Vadalà is an Associate Editor of the *International Journal of Numerical Modeling: Electronic Networks, Devices and Fields*.



Antonio Raffo (Member, IEEE) was born in Taranto, Italy, in 1976. He received the M.S. degree (cum laude) in electronic engineering and the Ph.D. degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2002 and 2006, respectively.

Since 2002, he has been with the Department of Engineering, University of Ferrara, where he is currently an Associate Professor of circuit theory and high-frequency electronics. He has coauthored more than 180 publications in international journals and

conferences and co-edited *Microwave Wireless Communications: From Transistor to System Level*(Elsevier, 2016). His current research interests include nonlinear electron device characterization and modeling and circuit-design techniques for nonlinear microwave and millimeter-wave applications.

Dr. Raffo is a member of the Technical Program (Review) Committee of several IEEE conferences (i.e., ARFTG, EuMIC, IMS, INMMiC, and PAWR) and the IEEE Microwave Measurement Technical Committee. He was the Technical Program Committee Chair of the IEEE INMMiC Conference, Leuven, Belgium, in 2014, and the Chair of the IEEE Microwave Measurement Technical Committee from 2021 to 2022. He serves as a Senior Editor for the Wiley *International Journal of Numerical Modeling: Electronic Networks, Devices, and Fields*.



Matteo A. Fumagalli was born in Cassano d'Adda, Milan, Italy, in 1985. He received the M.Sc. degree in telecommunications engineering from the Politecnico di Milano, Milan, in May 2010.

Since July 2010, he has been working with the Research and Development Department, SIAE Microelettronica, Milan, as a Monolithic Microwave Integrated Circuit (MMIC) and RFIC Designer. His activity has mainly focused on the design and testing of micro- and millimeter-wave system-on-chip front-end in gallium-arsenide and silicon-germanium

technologies for point-to-point radio link applications.



Giuseppe Sivverini received the M.S. degree in electronic engineering from the University of Palermo, Palermo, Italy, in 1996.

From 1998 to 2008, he worked at ERICSSON, Milan, Italy, in the design and verification of MMICs and system-in-packages (SIPs) used in the point to point and point to multi point radios for telecom infostructures. In particular, he designed several best in class power amplifiers, up and down converter frequency mixer, frequency multipliers, and filters in the band  $C$ ,  $X$ ,  $Ku$ ,  $K$ ,  $Ka$ , and  $V$ , in GaAs.

He designed the first Doherty Power Amplifier (PA) in GaN technology to be used in point-to-point radio in the band of 5.9–8.5 GHz. From 2008 to 2010, he worked at HUAWEI, Milan, designing high-efficiency power amplifiers in *K u*-band. From 2010 to 2014, he worked at TRIQUINT Semiconductor (now QORVO), Hillsboro, OR, USA, designing highly efficient power amplifiers, up/down converter mixers (with low noise amplifiers (LNAs), multipliers) in GaAs and GaN for different customers worldwide operating in different products, from *X*- to *V*-band. From 2014 to 2023, he worked at SIAE Microelettronica, Milan, designing and testing high-efficiency power amplifiers, LNA, and mixer in GaAs and GaN technology from 6 to 90 GHz. He was involved in projects regarding space application where high power added efficiency (PAE) power amplifiers are used. Since May 2023, he has been working at Huawei Technologies Italy, Milan.



Gianni Bosi (Member, IEEE) was born in Copparo, Italy, in 1986. He received the M.S. degree (Hons.) in engineering and technologies for telecommunications and electronics and the Ph.D. degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2010 and 2014, respectively.

Since 2011, he has been with the Engineering Department, University of Ferrara. His research activity is mainly oriented to nonlinear characterization and modeling of microwave electron devices (EDs), hybrid microwave integrated circuits

(HMICs), and monolithic microwave integrated circuit (MMIC) design.



Giorgio Vannini (Member, IEEE) received the Laurea degree in electronic engineering and the Ph.D. degree in electronic and computer science engineering from the University of Bologna, Bologna, Italy, in 1987 and 1992, respectively.

In 1992, he joined the Department of Electronics, University of Bologna, as a Research Associate. From 1994 to 1998, he was with the Research Center on Electronics, Computer Science and Telecommunication Engineering, National Research Council (CSITE), Bologna, where he was

responsible for Monolithic Microwave Integrated Circuit (MMIC) testing and the computer-aided design (CAD) laboratory. In 1998, he joined the University of Ferrara, Ferrara, Italy, as an Associate Professor, and since 2005, as a Full Professor of electronics. He was the Head of the Engineering Department from 2007 to 2015 and Member of the Board of Directors of the University of Ferrara from 2010 to 2012. During his academic career, he has coauthored over 300 articles devoted to electron device modeling, computer aided design techniques for MMICs, and nonlinear circuit analysis and design. He is a Co-Founder of the academic spinoff Microwave Electronics for Communications (MEC), Bologna.



Alberto Colzani received the M.Sc. degree in electronic engineering from the Politecnico di Milano, Milan, Italy, in 2000.

From 2001 to 2002, he worked at Fresnel Wireless System, Robbiate (LC), Italy, as an RF/MW Designer, and he has been involved in design and test of transceiver up to 38 GHz used in telecom systems. From 2002, he has been working at SIAE Microelettronica, Milan, designing and testing TX and RX module/system-in-package (SIP) used in point to point radios. In 2008, he joined the SIAE

Monolithic Microwave Integrated Circuit (MMIC) team designing GaAs/SiGe analog MMICs (power amplifiers, low noise amplifiers (LNAs), mixers, and multipliers) operating at various frequency range between 6 and 86 GHz.

Open Access funding provided by 'Università degli Studi di Ferrara' within the CRUI CARE Agreement